Received: by 2002:a05:6a10:c604:0:0:0:0 with SMTP id y4csp889342pxt; Fri, 6 Aug 2021 17:05:58 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwf5nS8qEZYMD5KFj6nu/zbuaL2xOQ6fMqWkNJutF+icUMH7CG82jE2JdT2jx+e0yzGZgMr X-Received: by 2002:a5d:85cf:: with SMTP id e15mr1389499ios.208.1628294758775; Fri, 06 Aug 2021 17:05:58 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1628294758; cv=none; d=google.com; s=arc-20160816; b=yq9+9EYUgB5fVKqWg1rXlsfmXJ1UNdp9S4OirisOHyzEIpT6MRJZaTL5aZQVKfRR/S duSJwJ1uNaCGNaJ58mXgMqum9jGfzI5lxujChUu9qnU1L76MZRaVb7tZw7uoC44FSzOh vlRcQFoOThemzw5iq+j1pxuhQ6OutmHNte8ec1JZXrNlg0/JdLNZk1MerSqLHviDwXNX kBpIVYjyigkWnfbFgY2aYSnooM6rowIIeosPyeKZY7uTax9RBJEjJf9ONb6i1YlFjMiI cN+bqaighPKGaSCSWamf7zQXEdzWAMZCUBtxTUFZx/vOmLWarEoxK6NLwpTdmr0OQ6XZ r1/w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :organization:references:in-reply-to:message-id:subject:cc:to:from :date; bh=HLHzqjMr6B25ffqhsx5a3Ys2N2r9GSP/RAKCe8GAwls=; b=UPdPEQ0n8r5FkliG4wzRLh16qnpnzV8/ohwrvUA1L7oKvFN1aWa+Y9mn/1UlhxCYaW yVgghYAJPW7cGc4nWRTUyqiHqhpyYD0GRpjZFbVW2XoysB5Md6muJogdXMTH5pBEWdLY qpnNsBALmpuNOiIEjjQIJsDbF2P27hPlbSevx1okf5B8YDBgS9rIrJj54vtAWQvqNsSO bYedKwsssufGPZ9y6dYyXt6wOMNK0fuKqvK7War0oRmLFdUVB0BpUEzVq3HsTIeuDrPW RTXsP0gxAwANkeAsWORgbU0LFcA1hJgcuUVBsPvpCQ+au/gveUdegA1v+Ee0U0x//N7O aQNQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id n11si11707005ilt.138.2021.08.06.17.05.41; Fri, 06 Aug 2021 17:05:58 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S243722AbhHFTGd convert rfc822-to-8bit (ORCPT + 99 others); Fri, 6 Aug 2021 15:06:33 -0400 Received: from relay3-d.mail.gandi.net ([217.70.183.195]:46075 "EHLO relay3-d.mail.gandi.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S240550AbhHFTGb (ORCPT ); Fri, 6 Aug 2021 15:06:31 -0400 Received: (Authenticated sender: miquel.raynal@bootlin.com) by relay3-d.mail.gandi.net (Postfix) with ESMTPSA id 40AC760003; Fri, 6 Aug 2021 19:06:11 +0000 (UTC) Date: Fri, 6 Aug 2021 21:06:09 +0200 From: Miquel Raynal To: Apurva Nandan Cc: Richard Weinberger , Vignesh Raghavendra , Mark Brown , Patrice Chotard , Boris Brezillon , , , , Pratyush Yadav Subject: Re: [PATCH 10/13] mtd: spinand: Add octal_dtr_enable() for Winbond manufacturer_ops Message-ID: <20210806210609.0fd94b9e@xps13> In-Reply-To: <20210713130538.646-11-a-nandan@ti.com> References: <20210713130538.646-1-a-nandan@ti.com> <20210713130538.646-11-a-nandan@ti.com> Organization: Bootlin X-Mailer: Claws Mail 3.17.7 (GTK+ 2.24.32; x86_64-pc-linux-gnu) MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8BIT Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi Apurva, Apurva Nandan wrote on Tue, 13 Jul 2021 13:05:35 +0000: > Add implementation of octal_dtr_enable() manufacturer_ops for Winbond. > To switch to Ocatl DTR mode, setting programmable dummy cycles and > SPI IO mode using the volatile configuration register is required. To > function at max 120MHz SPI clock in Octal DTR mode, 12 programmable > dummy clock cycle setting is required. (Default number of dummy cycle > are 8 clocks) > > Set the programmable dummy cycle to 12 clocks, and SPI IO mode to > Octal DTR with Data Strobe in the VCR. Also, perform a READ ID > operation in Octal DTR SPI mode to ensure the switch was successful. Commit title should contain "winbond:" (same for the previous patch and possibly next ones as well). > Datasheet: https://www.winbond.com/export/sites/winbond/datasheet/W35N01JW_Datasheet_Brief.pdf > > Signed-off-by: Apurva Nandan > --- > drivers/mtd/nand/spi/winbond.c | 42 ++++++++++++++++++++++++++++++++++ > 1 file changed, 42 insertions(+) > > diff --git a/drivers/mtd/nand/spi/winbond.c b/drivers/mtd/nand/spi/winbond.c > index a7052a9ca171..58cda07c15a0 100644 > --- a/drivers/mtd/nand/spi/winbond.c > +++ b/drivers/mtd/nand/spi/winbond.c > @@ -16,6 +16,14 @@ > > #define WINBOND_CFG_BUF_READ BIT(3) > > +/* Octal DTR SPI mode (8D-8D-8D) with Data Strobe output*/ > +#define WINBOND_IO_MODE_VCR_OCTAL_DTR 0xE7 > +#define WINBOND_IO_MODE_VCR_ADDR 0x00 > + > +/* Use 12 dummy clk cycles for using Octal DTR SPI at max 120MHZ */ > +#define WINBOND_DUMMY_CLK_COUNT 12 > +#define WINBOND_DUMMY_CLK_VCR_ADDR 0x01 > + > static SPINAND_OP_VARIANTS(read_cache_variants, > SPINAND_PAGE_READ_FROM_CACHE_QUADIO_OP(0, 2, NULL, 0), > SPINAND_PAGE_READ_FROM_CACHE_X4_OP(0, 1, NULL, 0), > @@ -142,8 +150,42 @@ static int winbond_write_vcr_op(struct spinand_device *spinand, u8 reg, u8 val) > return 0; > } > > +static int winbond_spinand_octal_dtr_enable(struct spinand_device *spinand) > +{ > + int ret; > + struct spi_mem_op op; > + > + ret = winbond_write_vcr_op(spinand, WINBOND_DUMMY_CLK_VCR_ADDR, > + WINBOND_DUMMY_CLK_COUNT); > + if (ret) > + return ret; > + > + ret = winbond_write_vcr_op(spinand, WINBOND_IO_MODE_VCR_ADDR, > + WINBOND_IO_MODE_VCR_OCTAL_DTR); > + if (ret) > + return ret; > + > + /* Read flash ID to make sure the switch was successful. */ > + op = (struct spi_mem_op) > + SPI_MEM_OP(SPI_MEM_OP_CMD_DTR(2, 0x9f9f, 8), > + SPI_MEM_OP_NO_ADDR, > + SPI_MEM_OP_DUMMY_DTR(16, 8), > + SPI_MEM_OP_DATA_IN_DTR(SPINAND_MAX_ID_LEN, > + spinand->scratchbuf, 8)); > + > + ret = spi_mem_exec_op(spinand->spimem, &op); > + if (ret) > + return ret; > + > + if (memcmp(spinand->scratchbuf, spinand->id.data, SPINAND_MAX_ID_LEN)) > + return -EINVAL; > + > + return 0; > +} > + > static const struct spinand_manufacturer_ops winbond_spinand_manuf_ops = { > .init = winbond_spinand_init, > + .octal_dtr_enable = winbond_spinand_octal_dtr_enable, > }; > > const struct spinand_manufacturer winbond_spinand_manufacturer = { Thanks, Miquèl