Received: by 2002:a05:6a10:c604:0:0:0:0 with SMTP id y4csp2743872pxt; Mon, 9 Aug 2021 07:57:46 -0700 (PDT) X-Google-Smtp-Source: ABdhPJyWpFLirneDZPdi44M7GIouvZLkjTekNwNeB+M1Z0WRMyjC9QQ+eI/CS5soLKMAkHN/ydS9 X-Received: by 2002:a05:6638:1b6:: with SMTP id b22mr22788471jaq.122.1628521066706; Mon, 09 Aug 2021 07:57:46 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1628521066; cv=none; d=google.com; s=arc-20160816; b=LH0i1uiV2Um/ocjmEqgKAvgxS0kPH46NEoiWIbXgDDbCtSH72c33sajqFFiAcjluvA yXvn2a56yxowOuTRw1Pfeyn662Kzaw09j5c3OXh2XnWvkXffSkEbR0dSUECGXt5QfYqc tGauo2D1aFAtltFnTGEKrccPqCfZq5AxYJmYfAwVTqj5ZBoEyXrpoy/Lo3nNJl5v6yDR t4Kwc+RtQWNe7KhZnIGSlKOC1djj3fjUbkwgN6SDTcCPhJurUjjyLdEcSnfmy6W3TTs9 316vZxJLvo4WV+8zCwfR/QlccxrgEXQvRrC3Jjj8D6dQOLcpsItt0tFm7W+fZOYsvKRj jNIg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=/jJtl6BDsTq+1tKyuZNeO9l5eOwoJZb/rOxgB48rNug=; b=Jwm1E8CXUGd/uWjdjJ4/5QvMcShwxrimBtL2is9U9Gyw5TWKb37xiTXObligvSiYVI xcSLN9bWUv2PHOD7JmP+30q/ZKB8Eai9IsCWzVLFF2/UcunG5h6kNlI/FeYNnXxEtze7 Ybw3O2ELEGiMzIXPKzilswbJLxhcPd5egvQho3HI8kq3jYbVu+UFT331f0XZmDOSVEng Dxg5+AtfbkGdj6M7iAOhQsaWR5A7O3ME8J4zXRmLeLUdcCS/MYHXSfjRQ0GKnl80/UHP eRSocYVSYq4m+Tp6GVM8xN8DmVpAD6MubahhFH64KBFdye0WsSWTOpeschDpW5KOFHPd 927g== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=CT0b6K0N; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id s22si17861373iow.33.2021.08.09.07.57.35; Mon, 09 Aug 2021 07:57:46 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=CT0b6K0N; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S235552AbhHIOzr (ORCPT + 99 others); Mon, 9 Aug 2021 10:55:47 -0400 Received: from mail.kernel.org ([198.145.29.99]:44154 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S235255AbhHIOzQ (ORCPT ); Mon, 9 Aug 2021 10:55:16 -0400 Received: by mail.kernel.org (Postfix) with ESMTPSA id 15BEE6101E; Mon, 9 Aug 2021 14:54:56 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1628520896; bh=mDH2GCHWNM5isTwxDcPNqbsUHNnv4sybjDxlPu8Ps9A=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=CT0b6K0NiPK3AkkWgtFi2xkZUytCS3qT+kx6WWxB4pPs5/kq5Dr4SuEXdRFpA/DIL k2bElmqeg084o6RCH2KZ/NGDysMYmvWNJPO2Y9ISabA3Nw+OOf3lxUY6vsv5lpfM8I AwjmH5CuzEAhfK75MFsI+kfHa1w7R/UCbNHOW9ehjo/g2KoQdKhHuSqlWAVz4fboB3 ketOas+or8mMYyWKtYTGwNvfYyboIyT78GUnf5ihgdCAMaQ6s9uo+zfGNoxw8K2B0g WAB8C8SwmrtroIoh2BDJqdy2bfEvq/8l9eX4BRK7PT48FIOAlapvAPt3h4rmyo9SSp f6UlJj1M/tjkw== Received: by pali.im (Postfix) id 2C3FF2879; Mon, 9 Aug 2021 16:54:54 +0200 (CEST) From: =?UTF-8?q?Pali=20Roh=C3=A1r?= To: Michael Turquette , Stephen Boyd , Rob Herring , Greg Kroah-Hartman Cc: Andrew Lunn , Gregory Clement , Sebastian Hesselbarth , Vladimir Vid , =?UTF-8?q?Marek=20Beh=C3=BAn?= , linux-clk@vger.kernel.org, linux-serial@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org Subject: [PATCH v5 3/6] dt-bindings: mvebu-uart: document DT bindings for marvell,armada-3700-uart-clock Date: Mon, 9 Aug 2021 16:53:26 +0200 Message-Id: <20210809145329.24177-4-pali@kernel.org> X-Mailer: git-send-email 2.20.1 In-Reply-To: <20210809145329.24177-1-pali@kernel.org> References: <20210624224909.6350-1-pali@kernel.org> <20210809145329.24177-1-pali@kernel.org> MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This change adds DT bindings documentation for device nodes with compatible string "marvell,armada-3700-uart-clock". Signed-off-by: Pali Rohár --- .../bindings/clock/armada3700-uart-clock.yaml | 57 +++++++++++++++++++ 1 file changed, 57 insertions(+) create mode 100644 Documentation/devicetree/bindings/clock/armada3700-uart-clock.yaml diff --git a/Documentation/devicetree/bindings/clock/armada3700-uart-clock.yaml b/Documentation/devicetree/bindings/clock/armada3700-uart-clock.yaml new file mode 100644 index 000000000000..5bdb23e0ba3e --- /dev/null +++ b/Documentation/devicetree/bindings/clock/armada3700-uart-clock.yaml @@ -0,0 +1,57 @@ +# SPDX-License-Identifier: GPL-2.0 +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/clock/marvell,armada-3700-uart-clock# +$schema: http://devicetree.org/meta-schemas/core.yaml# +title: Marvell Armada 3720 UART clocks + +properties: + compatible: + const: marvell,armada-3700-uart-clock + + reg: + items: + - description: UART Clock Control Register + - description: UART 2 Baud Rate Divisor Register + + clocks: + description: | + List of parent clocks suitable for UART from following set: + "TBG-A-P", "TBG-B-P", "TBG-A-S", "TBG-B-S", "xtal" + UART clock can use one from this set and when more are provided + then kernel would choose and configure the most suitable one. + It is suggest to specify at least one TBG clock to achieve + baudrates above 230400 and also to specify clock which bootloader + used for UART (most probably xtal) for smooth boot log on UART. + + clock-names: + items: + - const: TBG-A-P + - const: TBG-B-P + - const: TBG-A-S + - const: TBG-B-S + - const: xtal + minItems: 1 + maxItems: 5 + + '#clock-cells': + const: 1 + +required: + - compatible + - reg + - clocks + - clock-names + - '#clock-cells' + +additionalProperties: false + +examples: + - | + uartclk: uartclk@12000 { + compatible = "marvell,armada-3700-uart-clock"; + reg = <0x12010 0x4>, <0x12210 0x4>; + clocks = <&tbg 0>, <&tbg 1>, <&tbg 2>, <&tbg 3>, <&xtalclk>; + clock-names = "TBG-A-P", "TBG-B-P", "TBG-A-S", "TBG-B-S", "xtal"; + #clock-cells = <1>; + }; -- 2.20.1