Received: by 2002:a05:6a10:c604:0:0:0:0 with SMTP id y4csp2809252pxt; Mon, 9 Aug 2021 09:22:05 -0700 (PDT) X-Google-Smtp-Source: ABdhPJybjUf6oJ7rht/4IHaiwhmTo3wJ8oCrmUDSFL7X/HdptMvjLMFibV5UtWnX3EEMxb8kN3Yx X-Received: by 2002:a05:6e02:1353:: with SMTP id k19mr252512ilr.157.1628526125662; Mon, 09 Aug 2021 09:22:05 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1628526125; cv=none; d=google.com; s=arc-20160816; b=YlrygS8+tQygyPIuaZ4r7rKeOwx9+0kwdBmMrTd2WK5mipUSLE6BfFylYWV8m2reje KYiwHikxchqwjJUImjRhMg+ZEN3P1/W4L8RQQvL/kdpBlf7duaRBNID0ONAwAwC9i6wW Zhn2OdHxZdlN89uXWTTC9gt/UFpy8HBOu5CYC7Nth6tV4Y/mOY/Ohs+m5J139QNPCvyV 3jFmxyS8tcpBPgBLaLmfd8YX0KRIScPCMcqdEkxv82vyztY6Mu2QmbT/hr8rM3efYYOC wsl8MyHpnHkGvnpmIcXijyV1ESUlJ+c/zctCIfL+0iUpQnxgj4KcGEksb3k0lLmojHz7 5q2w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:cc:to:subject:message-id:date:from:in-reply-to :references:mime-version:dkim-signature; bh=NSGTRvI+dU9/OZ+C1LQvAOAFprB1mz1jW2qsFy5VOj8=; b=s2+qxbuKYOYncII/kQg35ibTf9xuxi9kJ7XHiNwJyzJNL959F6UWDXIfM0qKUAvbvf eF3//zJPq0gNu6KxbL9jFYV6X2NC3EAmbySrClmpE+9vsGxGmUuiD9YG71+JPGADnfnh 7NUvyc/AyPzhXM9ZzGHelQbWOhEjKe3PePlH+Yz+fUInafsZxdxm3lHbhweymklkD+qc ZTsXJSgXe0QALMMTX3xYKyXh75mHhcXVZ1qd8gAkI3UjKMVfJgfGbZLyUHSlIedeT7ZQ sPuhjqsLkAT5cvE+/r/1gxflkghh2RwgiG3sjfpNgjqJzhMeek2tJVgmUWyWtRX8+wmA iLbA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@google.com header.s=20161025 header.b=J4HR25xy; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=REJECT sp=REJECT dis=NONE) header.from=google.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id j11si22124381ils.22.2021.08.09.09.21.40; Mon, 09 Aug 2021 09:22:05 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@google.com header.s=20161025 header.b=J4HR25xy; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=REJECT sp=REJECT dis=NONE) header.from=google.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232779AbhHIQRg (ORCPT + 99 others); Mon, 9 Aug 2021 12:17:36 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:41614 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232842AbhHIQRX (ORCPT ); Mon, 9 Aug 2021 12:17:23 -0400 Received: from mail-lj1-x22e.google.com (mail-lj1-x22e.google.com [IPv6:2a00:1450:4864:20::22e]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 7601BC06179A for ; Mon, 9 Aug 2021 09:16:51 -0700 (PDT) Received: by mail-lj1-x22e.google.com with SMTP id h17so13096294ljh.13 for ; Mon, 09 Aug 2021 09:16:51 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=20161025; h=mime-version:references:in-reply-to:from:date:message-id:subject:to :cc; bh=NSGTRvI+dU9/OZ+C1LQvAOAFprB1mz1jW2qsFy5VOj8=; b=J4HR25xyJWVAE1giNlTN3BGiIqkZJJ1e0QM6OYYhESILiqjRzic0l72mh4qaM3kv7a DIeMIs5NCIQthXz8l5tzywRHdzLOtZzcEBjSRp5/wq5Bw4MpeYtH6CXj3UCcgqi3q0D2 yhAo3WBBbN8rWcqHHEg7+RZ055xcaYUcpdlzOaV3eR9mOwf3we+Se6FoFAdUIFhGkODC DHVZBDIDGsdDFdgJG0AHL3RFNId7798nIoZoHi/zDK1NMLPA6hYagiawIt557Sn9bLTN tedfaEwr5UWj+a4Dk384EX9Xo5LKfkb1y9Ol69XatQBNbzBnKiRNC6BIfKlrzhdy9rAJ CQVA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:mime-version:references:in-reply-to:from:date :message-id:subject:to:cc; bh=NSGTRvI+dU9/OZ+C1LQvAOAFprB1mz1jW2qsFy5VOj8=; b=JSvB05LWf4Zwnj3Nr/gzXQt58R9jGbbe8a+x61f6GTpd3cwS62BGdltRtntSmXFyOd MslKELBk51oaUcoBcPqZIOcjK23H4YRIGipY79fHCkUt/E5eOEu4x4HcjHKHKvI6STw2 iglkl39BK/AqC7rRvB02rTZO1Q2R257CqDYeoVqQcgmr6rpcUYc3UStv9WIQBdPN3emV IBf0fUsf0l6cX6ki9MKoi9HQ14qxcXvr+dtGBIArr6DRPPgtErmidhJS9gRzYpnLvoEk xrSBl5VT/XhBJszhBAv/RMHcabX8IQ8EOhKxgCVUGciiz3sfXpB5HW8NCIjFZcTnvTKK DKpQ== X-Gm-Message-State: AOAM530aFzwQRjS8NTvVDsaqnLGh9xfX12dQvmGkl/rPU4RAFS8AXIWS M6c/4bl+VRR324q7vj4356hytirBRTXQeTZWXNwKgA== X-Received: by 2002:a2e:bd81:: with SMTP id o1mr16136845ljq.65.1628525809606; Mon, 09 Aug 2021 09:16:49 -0700 (PDT) MIME-Version: 1.0 References: <20210809152651.2297337-1-maz@kernel.org> <20210809152651.2297337-5-maz@kernel.org> In-Reply-To: <20210809152651.2297337-5-maz@kernel.org> From: Oliver Upton Date: Mon, 9 Aug 2021 09:16:38 -0700 Message-ID: Subject: Re: [PATCH 04/13] clocksource/arm_arch_timer: Move drop _tval from erratum function names To: Marc Zyngier Cc: linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Mark Rutland , Daniel Lezcano , Thomas Gleixner , Peter Shier , Raghavendra Rao Ananta , Ricardo Koller , Will Deacon , Catalin Marinas , Linus Walleij , kernel-team@android.com Content-Type: text/plain; charset="UTF-8" Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Mon, Aug 9, 2021 at 8:27 AM Marc Zyngier wrote: > > The '_tval' name in the erratum handling function names doesn't > make much sense anymore (and they were using CVAL the first place). > > Drop the _tval tag. > > Signed-off-by: Marc Zyngier Reviewed-by: Oliver Upton > --- > drivers/clocksource/arm_arch_timer.c | 26 +++++++++++++------------- > 1 file changed, 13 insertions(+), 13 deletions(-) > > diff --git a/drivers/clocksource/arm_arch_timer.c b/drivers/clocksource/arm_arch_timer.c > index 898a07dc01cd..160464f75017 100644 > --- a/drivers/clocksource/arm_arch_timer.c > +++ b/drivers/clocksource/arm_arch_timer.c > @@ -371,7 +371,7 @@ EXPORT_SYMBOL_GPL(timer_unstable_counter_workaround); > > static atomic_t timer_unstable_counter_workaround_in_use = ATOMIC_INIT(0); > > -static void erratum_set_next_event_tval_generic(const int access, unsigned long evt, > +static void erratum_set_next_event_generic(const int access, unsigned long evt, > struct clock_event_device *clk) > { > unsigned long ctrl; > @@ -392,17 +392,17 @@ static void erratum_set_next_event_tval_generic(const int access, unsigned long > arch_timer_reg_write(access, ARCH_TIMER_REG_CTRL, ctrl, clk); > } > > -static __maybe_unused int erratum_set_next_event_tval_virt(unsigned long evt, > +static __maybe_unused int erratum_set_next_event_virt(unsigned long evt, > struct clock_event_device *clk) > { > - erratum_set_next_event_tval_generic(ARCH_TIMER_VIRT_ACCESS, evt, clk); > + erratum_set_next_event_generic(ARCH_TIMER_VIRT_ACCESS, evt, clk); > return 0; > } > > -static __maybe_unused int erratum_set_next_event_tval_phys(unsigned long evt, > +static __maybe_unused int erratum_set_next_event_phys(unsigned long evt, > struct clock_event_device *clk) > { > - erratum_set_next_event_tval_generic(ARCH_TIMER_PHYS_ACCESS, evt, clk); > + erratum_set_next_event_generic(ARCH_TIMER_PHYS_ACCESS, evt, clk); > return 0; > } > > @@ -414,8 +414,8 @@ static const struct arch_timer_erratum_workaround ool_workarounds[] = { > .desc = "Freescale erratum a005858", > .read_cntpct_el0 = fsl_a008585_read_cntpct_el0, > .read_cntvct_el0 = fsl_a008585_read_cntvct_el0, > - .set_next_event_phys = erratum_set_next_event_tval_phys, > - .set_next_event_virt = erratum_set_next_event_tval_virt, > + .set_next_event_phys = erratum_set_next_event_phys, > + .set_next_event_virt = erratum_set_next_event_virt, > }, > #endif > #ifdef CONFIG_HISILICON_ERRATUM_161010101 > @@ -425,8 +425,8 @@ static const struct arch_timer_erratum_workaround ool_workarounds[] = { > .desc = "HiSilicon erratum 161010101", > .read_cntpct_el0 = hisi_161010101_read_cntpct_el0, > .read_cntvct_el0 = hisi_161010101_read_cntvct_el0, > - .set_next_event_phys = erratum_set_next_event_tval_phys, > - .set_next_event_virt = erratum_set_next_event_tval_virt, > + .set_next_event_phys = erratum_set_next_event_phys, > + .set_next_event_virt = erratum_set_next_event_virt, > }, > { > .match_type = ate_match_acpi_oem_info, > @@ -434,8 +434,8 @@ static const struct arch_timer_erratum_workaround ool_workarounds[] = { > .desc = "HiSilicon erratum 161010101", > .read_cntpct_el0 = hisi_161010101_read_cntpct_el0, > .read_cntvct_el0 = hisi_161010101_read_cntvct_el0, > - .set_next_event_phys = erratum_set_next_event_tval_phys, > - .set_next_event_virt = erratum_set_next_event_tval_virt, > + .set_next_event_phys = erratum_set_next_event_phys, > + .set_next_event_virt = erratum_set_next_event_virt, > }, > #endif > #ifdef CONFIG_ARM64_ERRATUM_858921 > @@ -454,8 +454,8 @@ static const struct arch_timer_erratum_workaround ool_workarounds[] = { > .desc = "Allwinner erratum UNKNOWN1", > .read_cntpct_el0 = sun50i_a64_read_cntpct_el0, > .read_cntvct_el0 = sun50i_a64_read_cntvct_el0, > - .set_next_event_phys = erratum_set_next_event_tval_phys, > - .set_next_event_virt = erratum_set_next_event_tval_virt, > + .set_next_event_phys = erratum_set_next_event_phys, > + .set_next_event_virt = erratum_set_next_event_virt, > }, > #endif > #ifdef CONFIG_ARM64_ERRATUM_1418040 > -- > 2.30.2 >