Received: by 2002:a05:6a10:c604:0:0:0:0 with SMTP id y4csp3606096pxt; Tue, 10 Aug 2021 07:21:17 -0700 (PDT) X-Google-Smtp-Source: ABdhPJz53n43s29ckP7ylhG6BqWa2os4a6I0WKOBVNtmCjSTIf1AE6tzOBD3ChHAh+VNCYuvCakx X-Received: by 2002:a05:6402:b56:: with SMTP id bx22mr5276879edb.285.1628605276895; Tue, 10 Aug 2021 07:21:16 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1628605276; cv=none; d=google.com; s=arc-20160816; b=mZgd2VlKFT49PhP0S2F5gg1yZ+WTz1UWPDFpgCHEjxpnjG8IFESyX17jAhJRcTAl9V xysE1KVFBzw6Pl4d3othDBSSjLGt5ANJ3unLLw2cbjKGlUB3Q89AsS5OJ1xb7xpETU5w N3PjVEA3qXGbdnP9cYY9DU6KYUOHD19Y6tQO4QgqU7X7Wzito14D0NypASEqqEg8xQm6 Oc3Vrya9h1nOlbHrhEtoDsPc1EyemyeZZUPfAeyh8m8JyzRECOnv+zWjRyWU3M9/fY3m vrJuKyH9DFw4ZHK+O8rXG0XsjNZILgDPLrAq7YUVPkhhQ3QJH+acMGB48Jv84t1g0BGu +rJA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:references:in-reply-to:message-id:date:subject :cc:to:from:dmarc-filter:sender:dkim-signature; bh=KiE+rVQY46cVQ5OE7ZvIdEvKX6VtwKSVL05iVQtQQGg=; b=oNWmjUj5PdC7fM8g5ke7FjyHaMAC29uwnOZ77fxDjlf58qyE2DaDF8AzKM5bSrLFmo vlGRKmu3mUrO5GR106i6vdVWTY9THQqedBZ1npPcHjjidFqMsqKtfFoElhQVyFmgjEKP uCUlE3Qpc4mH7E21qicnyta5tWLDZeXq2QO80+rABZkixVdZHxjwgjjSn9lfAWUFPiQO 0/2727eEk0yFTz3h4+S+wshGYaCgaQUP59nYWrJ0Ju7cRi4725wrsLxTkVu4L+48ggRx D9wBWbxsbSIjjA6JYsWdC219U23S2dyOFBLC5T8MV9yk+VHonrqidkNSXQ5kuXC+Xjtk lDdQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@mg.codeaurora.org header.s=smtp header.b=Pw58eJ8l; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id s4si20713419ejj.578.2021.08.10.07.20.27; Tue, 10 Aug 2021 07:21:16 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@mg.codeaurora.org header.s=smtp header.b=Pw58eJ8l; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S239763AbhHJNcV (ORCPT + 99 others); Tue, 10 Aug 2021 09:32:21 -0400 Received: from m43-7.mailgun.net ([69.72.43.7]:14936 "EHLO m43-7.mailgun.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S239718AbhHJNcU (ORCPT ); Tue, 10 Aug 2021 09:32:20 -0400 DKIM-Signature: a=rsa-sha256; v=1; c=relaxed/relaxed; d=mg.codeaurora.org; q=dns/txt; s=smtp; t=1628602319; h=References: In-Reply-To: Message-Id: Date: Subject: Cc: To: From: Sender; bh=KiE+rVQY46cVQ5OE7ZvIdEvKX6VtwKSVL05iVQtQQGg=; b=Pw58eJ8lM04+vg+qmCDekHFQL8Jta87ipQMnzvp0+XZ9dP4KAd5u27E2PMafB+96jQZz0P/G KJGM9S/mgWjMHxI7k4YxCKw59wDn6B4HVWUYQgW8nZt8of9opxjBAIP799rLNSS74QRJ05RX bBiR5hBJ18/5BpVcepN9WsfKJEk= X-Mailgun-Sending-Ip: 69.72.43.7 X-Mailgun-Sid: WyI0MWYwYSIsICJsaW51eC1rZXJuZWxAdmdlci5rZXJuZWwub3JnIiwgImJlOWU0YSJd Received: from smtp.codeaurora.org (ec2-35-166-182-171.us-west-2.compute.amazonaws.com [35.166.182.171]) by smtp-out-n03.prod.us-west-2.postgun.com with SMTP id 61127fc1f746c298d9ee6c35 (version=TLS1.2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256); Tue, 10 Aug 2021 13:31:45 GMT Sender: luoj=codeaurora.org@mg.codeaurora.org Received: by smtp.codeaurora.org (Postfix, from userid 1001) id E219BC4323A; Tue, 10 Aug 2021 13:31:45 +0000 (UTC) X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-caf-mail-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-2.9 required=2.0 tests=ALL_TRUSTED,BAYES_00,SPF_FAIL, URIBL_BLOCKED autolearn=no autolearn_force=no version=3.4.0 Received: from akronite-sh-dev02.qualcomm.com (unknown [180.166.53.21]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) (Authenticated sender: luoj) by smtp.codeaurora.org (Postfix) with ESMTPSA id E26B5C433D3; Tue, 10 Aug 2021 13:31:39 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.3.2 smtp.codeaurora.org E26B5C433D3 Authentication-Results: aws-us-west-2-caf-mail-1.web.codeaurora.org; dmarc=none (p=none dis=none) header.from=codeaurora.org Authentication-Results: aws-us-west-2-caf-mail-1.web.codeaurora.org; spf=fail smtp.mailfrom=luoj@codeaurora.org From: Luo Jie To: andrew@lunn.ch, agross@kernel.org, bjorn.andersson@linaro.org, davem@davemloft.net, kuba@kernel.org, robh+dt@kernel.org, hkallweit1@gmail.com, linux@armlinux.org.uk, robert.marko@sartura.hr Cc: linux-arm-msm@vger.kernel.org, netdev@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, sricharan@codeaurora.org, Luo Jie Subject: [PATCH v2 3/3] dt-bindings: net: Add the properties for ipq4019 MDIO Date: Tue, 10 Aug 2021 21:31:16 +0800 Message-Id: <20210810133116.29463-4-luoj@codeaurora.org> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20210810133116.29463-1-luoj@codeaurora.org> References: <20210810133116.29463-1-luoj@codeaurora.org> Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The new added properties resource "reg" is for configuring ethernet LDO in the IPQ5018 chipset, the property "clocks" is for configuring the MDIO clock source frequency. Signed-off-by: Luo Jie --- .../bindings/net/qcom,ipq4019-mdio.yaml | 15 ++++++++++++++- 1 file changed, 14 insertions(+), 1 deletion(-) diff --git a/Documentation/devicetree/bindings/net/qcom,ipq4019-mdio.yaml b/Documentation/devicetree/bindings/net/qcom,ipq4019-mdio.yaml index 0c973310ada0..2af304341772 100644 --- a/Documentation/devicetree/bindings/net/qcom,ipq4019-mdio.yaml +++ b/Documentation/devicetree/bindings/net/qcom,ipq4019-mdio.yaml @@ -14,7 +14,9 @@ allOf: properties: compatible: - const: qcom,ipq4019-mdio + enum: + - qcom,ipq4019-mdio + - qcom,ipq5018-mdio "#address-cells": const: 1 @@ -23,7 +25,18 @@ properties: const: 0 reg: + minItems: 1 + maxItems: 2 + description: + the first Address and length of the register set for the MDIO controller. + the second Address and length of the register for ethernet LDO, this second + address range is only required by the platform IPQ50xx. + + clocks: maxItems: 1 + description: | + MDIO clock source frequency fixed to 100MHZ, this clock should be specified + by the platform IPQ807x, IPQ60xx and IPQ50xx. required: - compatible -- The Qualcomm Innovation Center, Inc. is a member of the Code Aurora Forum, a Linux Foundation Collaborative Project