Received: by 2002:a05:6a10:c604:0:0:0:0 with SMTP id y4csp401648pxt; Thu, 12 Aug 2021 00:48:25 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxijwEA54uqB2bFuB7ixppslluEsUwtk9SSrf1jifcF6/bjEPkLj5ku51m42AZXzn6ATCUx X-Received: by 2002:a17:906:1ec9:: with SMTP id m9mr2460882ejj.115.1628754505660; Thu, 12 Aug 2021 00:48:25 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1628754505; cv=none; d=google.com; s=arc-20160816; b=h7R+QiWRS7z+PfI+8Fb+neSMj7h3v8HrbxcRQ8EyvHY+r4gSK2WdUC1+HuQ7wyBgBO ThfbsjoHd8PI1JzAbFLNnFJCd1NXVvr64le38TOA94U64dviyy0sPkl5xmmwxX/si1xX TfbgEfbO3JpiwGOJSck9dG/JqcItLwojqiL8vTvChThN2JhA98nKTHIM/7qKjaqF18GR FtZrd1Dr5ZMzTMm74v6GUwPjdyEV8LT4TnoMJGppiVInco5ReOOP034b6bV3LfItlfju dnm6zvVSxYIOEBxkaj0MAH4n0/pVT6BnHd39icWR2zAInRs1+YXrt79mCqfnDH2kW50u zk2Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:references:in-reply-to:message-id:date:subject :cc:to:from; bh=na43lEX9+kC1paDUpP6x8+8zAi++Ch6GNG8LDy0E6C8=; b=NsfazdYFyK478XyB39HXhUWqUJr8EkpEKILKGTDGw0EfIOhFTj7058nCzgvmTWhT0A 6eYqe0wW3CEvROo5Pmrt9NnYcn8tv6sfjCJdWG9JFZ4KiE7w2FbW8vrfwWWckKIynhkp o9T6RsTps5XEM+98uQGL+I+KZr68CjyNT9gUaY69KGsduyj74t9FZFKzTm4aCL0WGAVY 2Jae2pSbJxEZiYLYhkGXylfI01AihXZ0/hZvSmLfvs6iIcid7loKKErFUy9FgdY3Ae/+ 9oftNcUPAPLwbePUSOB8ERmcR+FmGlSal/wAf3+V2EU9SeHeh0/T2xQFWn3Q2diC3Enj qJaA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id w9si1811666edc.299.2021.08.12.00.48.03; Thu, 12 Aug 2021 00:48:25 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234934AbhHLHnT (ORCPT + 99 others); Thu, 12 Aug 2021 03:43:19 -0400 Received: from alexa-out.qualcomm.com ([129.46.98.28]:16613 "EHLO alexa-out.qualcomm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S234885AbhHLHnQ (ORCPT ); Thu, 12 Aug 2021 03:43:16 -0400 Received: from ironmsg09-lv.qualcomm.com ([10.47.202.153]) by alexa-out.qualcomm.com with ESMTP; 12 Aug 2021 00:42:51 -0700 X-QCInternal: smtphost Received: from ironmsg01-blr.qualcomm.com ([10.86.208.130]) by ironmsg09-lv.qualcomm.com with ESMTP/TLS/AES256-SHA; 12 Aug 2021 00:42:50 -0700 X-QCInternal: smtphost Received: from rajpat-linux.qualcomm.com ([10.206.21.0]) by ironmsg01-blr.qualcomm.com with ESMTP; 12 Aug 2021 13:12:19 +0530 Received: by rajpat-linux.qualcomm.com (Postfix, from userid 2344945) id 66CA821505; Thu, 12 Aug 2021 13:12:18 +0530 (IST) From: Rajesh Patil To: Andy Gross , Bjorn Andersson , Rob Herring Cc: swboyd@chromium.org, linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, rnayak@codeaurora.org, saiprakash.ranjan@codeaurora.org, msavaliy@qti.qualcomm.com, skakit@codeaurora.org, Rajesh Patil Subject: [PATCH V5 2/7] arm64: dts: sc7280: Configure SPI-NOR FLASH for sc7280-idp Date: Thu, 12 Aug 2021 13:11:13 +0530 Message-Id: <1628754078-29779-3-git-send-email-rajpat@codeaurora.org> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1628754078-29779-1-git-send-email-rajpat@codeaurora.org> References: <1628754078-29779-1-git-send-email-rajpat@codeaurora.org> Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add spi-nor flash node and pinctrl configurations for the same. Signed-off-by: Rajesh Patil --- arch/arm64/boot/dts/qcom/sc7280-idp.dtsi | 27 +++++++++++++++++++++++++++ 1 file changed, 27 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/sc7280-idp.dtsi b/arch/arm64/boot/dts/qcom/sc7280-idp.dtsi index 371a2a9..c41c2d0 100644 --- a/arch/arm64/boot/dts/qcom/sc7280-idp.dtsi +++ b/arch/arm64/boot/dts/qcom/sc7280-idp.dtsi @@ -207,6 +207,20 @@ }; }; +&qspi { + status = "okay"; + pinctrl-names = "default"; + pinctrl-0 = <&qspi_clk>, <&qspi_cs0>, <&qspi_data01>; + + flash@0 { + compatible = "jedec,spi-nor"; + reg = <0>; + spi-max-frequency = <37500000>; + spi-tx-bus-width = <2>; + spi-rx-bus-width = <2>; + }; +}; + &qupv3_id_0 { status = "okay"; }; @@ -284,6 +298,19 @@ /* PINCTRL - additions to nodes defined in sc7280.dtsi */ +&qspi_cs0 { + bias-disable; +}; + +&qspi_clk { + bias-disable; +}; + +&qspi_data01 { + /* High-Z when no transfers; nice to park the lines */ + bias-pull-up; +}; + &qup_uart5_default { tx { pins = "gpio46"; -- QUALCOMM INDIA, on behalf of Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum, hosted by The Linux Foundation