Received: by 2002:a05:6a10:c604:0:0:0:0 with SMTP id y4csp453603pxt; Thu, 12 Aug 2021 02:19:52 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxoosCaoeS8qsoyM94fLWdlrh6QJhGznEdF4rLCVMuaUhKB6x4Hr4cBoOi3imjPCFrhryjl X-Received: by 2002:a92:ce03:: with SMTP id b3mr2185688ilo.267.1628759992571; Thu, 12 Aug 2021 02:19:52 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1628759992; cv=none; d=google.com; s=arc-20160816; b=PVnJpr4sdv0YQlHNOrBcHXwcitk/WzCE/EB6uDDBLFHuSsdudbSs2cB4Zuk0QfPQay xGeaS1M/cUxi1rYUIYHybDWazuTBYxCJ+ZyUZ262uQ0mwbtS9goZ3aqlMvDW7nw80elQ x0XzT+DjWMxh4NS1P8BCF9E+eXDbaZloCuhFWuWP6JxeIrNe0ZiwbbXQWxQiss2WJ7Ta oh2bZmykBQUIah7bJyuIZ/3Yvw1jzbdopvxTep4FcIREWoM2KfMiko5fZq8Q3/R9lok1 s+vgochNNP+jBVMQKCzMJhPrRe7IEqG13qG0eH6kl/roOKX1IK9RLVdG6yPVOZVJutqF Ixrg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from; bh=dgQQbc0eEVrxqdz/lT0NoKdV2xTu3APyqcpZ/da/wr8=; b=G9UPHrBQ6aWNWFCp3d6MZ+sVbH03bvpsqtWtCPYLOMGxGSg1BSerOrDcceWhQo4FCb ksvBeSMch3APdblrj7jv8d01S8Jc//qfiuOoZsktGd2mLRT0CXwBy9kEDFA/CfMJnt+z u8ctK7PUHZgZAEa7/G+in+lmauw6NhIENNPqx/R0oW1XoxqT+5PViaYxk6LkBfAIgKFU hNxDx0Mm/NW3kev/HtruAUYswLKQzS/luxRQxBIkblai2k/2P8LsIGiQUQB+xqUbX+nR lgc10+7kWldzIZBwZtsAHKa+h2vb6BI9qmofj/Pbv8HlLRkQxqPctASmQzObTliKG2+m tayw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=mediatek.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id q17si2436443ilj.42.2021.08.12.02.19.41; Thu, 12 Aug 2021 02:19:52 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=mediatek.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S235839AbhHLJBI (ORCPT + 99 others); Thu, 12 Aug 2021 05:01:08 -0400 Received: from mailgw02.mediatek.com ([210.61.82.184]:59856 "EHLO mailgw02.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S235642AbhHLJAw (ORCPT ); Thu, 12 Aug 2021 05:00:52 -0400 X-UUID: 4f4b54ccfd684bd39521850dc22d145e-20210812 X-UUID: 4f4b54ccfd684bd39521850dc22d145e-20210812 Received: from mtkcas10.mediatek.inc [(172.21.101.39)] by mailgw02.mediatek.com (envelope-from ) (Generic MTA with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 1248039440; Thu, 12 Aug 2021 17:00:23 +0800 Received: from mtkcas11.mediatek.inc (172.21.101.40) by mtkmbs07n2.mediatek.inc (172.21.101.141) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Thu, 12 Aug 2021 17:00:23 +0800 Received: from mtksdccf07.mediatek.inc (172.21.84.99) by mtkcas11.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Thu, 12 Aug 2021 17:00:23 +0800 From: Dawei Chien To: Georgi Djakov , Rob Herring , Matthias Brugger , Stephen Boyd , Ryan Case CC: Mark Rutland , Nicolas Boichat , , , , , , Fan Chen , Arvin Wang , James Liao , Dawei Chien Subject: [V11,PATCH 11/19] dt-bindings: interconnect: add MT8195 interconnect dt-bindings Date: Thu, 12 Aug 2021 16:58:38 +0800 Message-ID: <20210812085846.2628-12-dawei.chien@mediatek.com> X-Mailer: git-send-email 2.14.1 In-Reply-To: <20210812085846.2628-1-dawei.chien@mediatek.com> References: <20210812085846.2628-1-dawei.chien@mediatek.com> MIME-Version: 1.0 Content-Type: text/plain X-MTK: N Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add interconnect provider dt-bindings for MT8195 Signed-off-by: Dawei Chien --- include/dt-bindings/interconnect/mtk,mt8195-emi.h | 42 +++++++++++++++++++++++ 1 file changed, 42 insertions(+) create mode 100644 include/dt-bindings/interconnect/mtk,mt8195-emi.h diff --git a/include/dt-bindings/interconnect/mtk,mt8195-emi.h b/include/dt-bindings/interconnect/mtk,mt8195-emi.h new file mode 100644 index 000000000000..c7e8b805f8bd --- /dev/null +++ b/include/dt-bindings/interconnect/mtk,mt8195-emi.h @@ -0,0 +1,42 @@ +/* SPDX-License-Identifier: GPL-2.0 */ +/* + * Copyright (c) 2020 MediaTek Inc. + */ + +#ifndef __DT_BINDINGS_INTERCONNECT_MTK_MT8195_EMI_H +#define __DT_BINDINGS_INTERCONNECT_MTK_MT8195_EMI_H + +#define MT8195_SLAVE_DDR_EMI 0 +#define MT8195_MASTER_MCUSYS 1 +#define MT8195_MASTER_GPUSYS 2 +#define MT8195_MASTER_MMSYS 3 +#define MT8195_MASTER_MM_VPU 4 +#define MT8195_MASTER_MM_DISP 5 +#define MT8195_MASTER_MM_VDEC 6 +#define MT8195_MASTER_MM_VENC 7 +#define MT8195_MASTER_MM_CAM 8 +#define MT8195_MASTER_MM_IMG 9 +#define MT8195_MASTER_MM_MDP 10 +#define MT8195_MASTER_VPUSYS 11 +#define MT8195_MASTER_VPU_0 12 +#define MT8195_MASTER_VPU_1 13 +#define MT8195_MASTER_MDLASYS 14 +#define MT8195_MASTER_MDLA_0 15 +#define MT8195_MASTER_UFS 16 +#define MT8195_MASTER_PCIE_0 17 +#define MT8195_MASTER_PCIE_1 18 +#define MT8195_MASTER_USB 19 +#define MT8195_MASTER_DBGIF 20 +#define MT8195_SLAVE_HRT_DDR_EMI 21 +#define MT8195_MASTER_HRT_MMSYS 22 +#define MT8195_MASTER_HRT_MM_DISP 23 +#define MT8195_MASTER_HRT_MM_VDEC 24 +#define MT8195_MASTER_HRT_MM_VENC 25 +#define MT8195_MASTER_HRT_MM_CAM 26 +#define MT8195_MASTER_HRT_MM_IMG 27 +#define MT8195_MASTER_HRT_MM_MDP 28 +#define MT8195_MASTER_HRT_DBGIF 29 +#define MT8195_MASTER_WIFI 30 +#define MT8195_MASTER_BT 31 +#define MT8195_MASTER_NETSYS 32 +#endif -- 2.14.1