Received: by 2002:a05:6a10:1d13:0:0:0:0 with SMTP id pp19csp1231824pxb; Tue, 17 Aug 2021 06:59:48 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxIpN6dDh4rMsFT8vbWFKhiEdq0JXMZr/MwayE6BP1bmdJVp1/W+Ucw2+tDs322/iduwueX X-Received: by 2002:a92:d1c6:: with SMTP id u6mr2457030ilg.263.1629208788203; Tue, 17 Aug 2021 06:59:48 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1629208788; cv=none; d=google.com; s=arc-20160816; b=AIlv4PDjyOFOmtf6o6ufW5GnBu4XS8ET7OB1yy4p7iEtn/SthVqAwxuNyyqhxKSVOK 26aza8PXZTlDxLb/jKKGb0kuGfdWA3TkJ8M8r5vjDSrhHPHcRzwxZGSd5wEKcCCCMvUz EkFlbBNrkSzS/9+lzjHw9yGYgEhBs4PgeQ0putCrNaJXwbaRBW3d+FaUlyFBT0Hd8V8e rUmQZBxygLQo2mZWIRpliPvefJBq7zwuT5cOQ7R4+ooEmSdbFucsNia5OkpRA9GgB3v2 hr/n+vEsBKu7rkDn3PR3gF7G58bJfU1X0z6if3x3UgKkXPhnV/+ooTYZ48R7e4FRWew8 geaA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:cc:to:subject:message-id:date:from:in-reply-to :references:mime-version:dkim-signature; bh=RfYUDUzpE88BFM7U12PFd1PZxGOVQ4arJXsmSphggxs=; b=MLbmMDnz6LDcbXNE7fgkLJnOFERdnRAJ4pqotVZMMcd1Swgi9N55mQ0e2nY9FEo0A3 daRfnpvi9FLP4sXcARskgdRTTJxc2BvFsqOv7f0OFG2UgjuiJB1QWQ17pnTMjLMHNnA1 mxiIRr36RuYdjSrsaxEosTELSeshSKV6ofRPpTsRRg4zVrWXmqw4V22l4O0rmI7BfjGe kbX/c20aiRg3h5YuJxsXBN6A8OUuswW9pN+6yi4HO4E2a5FoP0juAnE3l8QV/dM428U1 8AixZ+E3gEl0B8M5256V0Oc/4/Fg7PYXB345IaQznUpZ1C2zyqaX1V6O0WEZPt5izR4B 4E6A== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@google.com header.s=20161025 header.b=iQRFTvEc; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=REJECT sp=REJECT dis=NONE) header.from=google.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id m9si2554242jap.72.2021.08.17.06.59.36; Tue, 17 Aug 2021 06:59:48 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@google.com header.s=20161025 header.b=iQRFTvEc; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=REJECT sp=REJECT dis=NONE) header.from=google.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234741AbhHQN7G (ORCPT + 99 others); Tue, 17 Aug 2021 09:59:06 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:49294 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S235971AbhHQN7E (ORCPT ); Tue, 17 Aug 2021 09:59:04 -0400 Received: from mail-io1-xd2a.google.com (mail-io1-xd2a.google.com [IPv6:2607:f8b0:4864:20::d2a]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 8ECADC061796 for ; Tue, 17 Aug 2021 06:58:31 -0700 (PDT) Received: by mail-io1-xd2a.google.com with SMTP id q16so25464707ioj.0 for ; Tue, 17 Aug 2021 06:58:31 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=20161025; h=mime-version:references:in-reply-to:from:date:message-id:subject:to :cc; bh=RfYUDUzpE88BFM7U12PFd1PZxGOVQ4arJXsmSphggxs=; b=iQRFTvEcKZRS+I7e+8UpMTn4j0ZSz8+CSXkQ1s5dr+XPZOFVvOWfL5IMxiRY10YAKp Z6AsVDrZJ7IFA8nKaIPtWLJq9phbVgdJ3dx8QsCkhERsE7IiSMDjBPXGW1bvP2bNIqYW o+ENNXVC/au2HIiJZorwAUNQ34Wxk2JN/gFtHGx+dGHH/O7hM/nphUWSEJRRoHen+mbP /OxUeTwTx+Nu0WmSz40CnheNOlDash4wmpeVdCUiM4XGxMi6/YEBwabD7ySbR92liE22 mlF2ZUgqdPsuOZw7/ZCmZMPbSMjXsHAKGXZFzXjyWloPqjbrK9qr5Hgqb75ElvZZVa1n SdRw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:mime-version:references:in-reply-to:from:date :message-id:subject:to:cc; bh=RfYUDUzpE88BFM7U12PFd1PZxGOVQ4arJXsmSphggxs=; b=EzBirFwlafUwjsFjk7ejZ4m1xunACWwh0HnlwLJ1oAvQ26ra/eO+QUqGV53oYIQumL lt5B+MoakU3Ep3EJWTeBIFA46fYGrrB2Sb6JmWuv03auCggpm4ukS1PaDK9zpdeajdc8 CQdGlHiAOasHMAuIuuHbCar4DmTseA5X/IJ2PgKdPel58j2axe6uxO1MhISCia8AOsB0 2UvFsMrgrxGWtN7/WawXsKnSOVtV+uE6xzd95eT7vd/EF/BE4NO7L/GyOonpgAE3myLL rGFKFftJkJcB1xWd5K79iXmLQ285jHuBnZhw1EDWEfVkDheL9QGbA2aIzEiwPM+G02MO 95zA== X-Gm-Message-State: AOAM533A9bazKStYq002HQE271YpxVqlXrqmXDauVyNwenK26s9TJuv5 /OySD4lHOkHAYA0iIfPkLe++WizAOlZr5gPFr4S76w== X-Received: by 2002:a5d:9eda:: with SMTP id a26mr3069220ioe.166.1629208710636; Tue, 17 Aug 2021 06:58:30 -0700 (PDT) MIME-Version: 1.0 References: <1629132650-26277-1-git-send-email-sbhanu@codeaurora.org> In-Reply-To: <1629132650-26277-1-git-send-email-sbhanu@codeaurora.org> From: Doug Anderson Date: Tue, 17 Aug 2021 06:58:18 -0700 Message-ID: Subject: Re: [PATCH V1] arm64: dts: qcom: sc7180: Use maximum drive strength values for eMMC To: Shaik Sajida Bhanu Cc: Adrian Hunter , Ulf Hansson , Rob Herring , Asutosh Das , Sahitya Tummala , pragalla@codeaurora.org, nitirawa@codeaurora.org, Ram Prakash Gupta , Sayali Lokhande , sartgarg@codeaurora.org, cang@codeaurora.org, Linux MMC List , LKML , linux-arm-msm , "open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS" , Andy Gross , Bjorn Andersson , Stephen Boyd , Matthias Kaehlcke Content-Type: text/plain; charset="UTF-8" Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi, On Mon, Aug 16, 2021 at 9:51 AM Shaik Sajida Bhanu wrote: > > The current drive strength values are not sufficient on non discrete > boards and this leads to CRC errors during switching to HS400 enhanced > strobe mode. > > Hardware simulation results on non discrete boards shows up that use the > maximum drive strength values for data and command lines could helps > in avoiding these CRC errors. > > So, update data and command line drive strength values to maximum. > > Signed-off-by: Shaik Sajida Bhanu > --- > arch/arm64/boot/dts/qcom/sc7180-trogdor.dtsi | 4 ++-- > 1 file changed, 2 insertions(+), 2 deletions(-) I found this CL because you created a bug for it (thanks!), but it would have also been nice if you had CCed some folks from Google that work on the trogdor project on your patch. > diff --git a/arch/arm64/boot/dts/qcom/sc7180-trogdor.dtsi b/arch/arm64/boot/dts/qcom/sc7180-trogdor.dtsi > index 0f2b3c0..79d7aa6 100644 > --- a/arch/arm64/boot/dts/qcom/sc7180-trogdor.dtsi > +++ b/arch/arm64/boot/dts/qcom/sc7180-trogdor.dtsi > @@ -1524,13 +1524,13 @@ ap_spi_fp: &spi10 { > pinconf-cmd { > pins = "sdc1_cmd"; > bias-pull-up; > - drive-strength = <10>; > + drive-strength = <16>; > }; > > pinconf-data { > pins = "sdc1_data"; > bias-pull-up; > - drive-strength = <10>; > + drive-strength = <16>; I could be convinced that this is the right thing to do, but I want to really make sure that it has had sufficient testing. Specifically as this patch is written we'll be updating the drive strength for all boards. Increasing the drive strength can sometimes introduce new problems (reflections, noise, ...) so we have to be confident that we're not breaking someone that used to work by increasing the drive strength here. How much has this been tested? From the discussions in the bugs, it seemed like the increased drive strength was only needed for one eMMC part and that eMMC part still had problems even after the increased drive strength, it just had fewer problems. It would be good to confirm that I got my data straight, but if it's right I'd be inclined _not_ to increase the drive strength and simply to make sure we don't use that eMMC part (or solve the problems with it in a different way). I seem to remember that there were other eMMC-related values that could be set. Any chance the problems are really there? Like `fixed-emmc-driver-type`? -Doug