Received: by 2002:a05:6a10:1d13:0:0:0:0 with SMTP id pp19csp331964pxb; Wed, 18 Aug 2021 03:34:01 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwncTzIoJZ9v1qtl99HLiSJgG36CqpubqJOTrMbTrtWVd6HSqHZqxl+9EQ2ERK0bCyoHiNu X-Received: by 2002:a05:6602:48a:: with SMTP id y10mr6604373iov.130.1629282841542; Wed, 18 Aug 2021 03:34:01 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1629282841; cv=none; d=google.com; s=arc-20160816; b=I4J8hxynjYsGYmjwgZivm3tnVtBWSkSIK+QX1HpXBvndz56ZtRWhn98sCtRlv7qz47 3t0TSFMt6rpbhJYGZdwwELPpY/miWYvuTSyEGBv74ZxQvGZZmXBCjPiKXbxcePeGVbbP kCkN/jtgB3gIf6Zft6NlL4zAnld22yoA6AiXJ7L8GBW5HN/2NtZI3drR3TKiwweAq7CD IvxPNfw/+ElPzOivibjsxT3XDq5N7LZDGNlJWC554aqO0k0hj5OYffcMxcK3cBVnDxOG TekEU6726taLhRdSGkX2gUBWCXxr7usmP+2jWbZvmCIaIqVKfx0L+NLvaJjz5FOfOonB OSSg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from; bh=Rkw1KV5Zie4bFZ1rNh94WgTlCMR2lPgJjkAGmTLhfWo=; b=ddmNWJubxFXtq2goe/qis6GtOWk8NmhH4bbrzVFC/YrEi7yEVG05IXufLcSWmFP+uJ AGBKfarhLHY+dft+XdI98/RyrD93jhgEU28rMCuq85GjMawpjVDRNU0hDCRvYx2noopE WHshpuwR4elWf4iRJOF0C8jufHEoLkx5CMpPxy6CKKwI0DYlqA/RuoHIYWBTVGS2J+LS 4/fUPc5sRgIfFuyWHCSbIeM6T8PdeWarB2gidzA7uiezV+ORSeIe7KAj2l5i8A4Alb8h 2yy7vZpJI6pTdLlf7TV74gchL8+FaYTXl1cY4Q8wN8fzI7HyR4UD8c332YJT02hbzVlb WWGA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=mediatek.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id s25si4631959iov.92.2021.08.18.03.33.48; Wed, 18 Aug 2021 03:34:01 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=mediatek.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234283AbhHRKdG (ORCPT + 99 others); Wed, 18 Aug 2021 06:33:06 -0400 Received: from mailgw02.mediatek.com ([210.61.82.184]:49620 "EHLO mailgw02.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S230424AbhHRKc7 (ORCPT ); Wed, 18 Aug 2021 06:32:59 -0400 X-UUID: 90922621e78f4df8af769bbf6717e67b-20210818 X-UUID: 90922621e78f4df8af769bbf6717e67b-20210818 Received: from mtkcas06.mediatek.inc [(172.21.101.30)] by mailgw02.mediatek.com (envelope-from ) (Generic MTA with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 622429973; Wed, 18 Aug 2021 18:32:21 +0800 Received: from mtkcas07.mediatek.inc (172.21.101.84) by mtkmbs05n2.mediatek.inc (172.21.101.140) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Wed, 18 Aug 2021 18:32:21 +0800 Received: from mtksdccf07.mediatek.inc (172.21.84.99) by mtkcas07.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Wed, 18 Aug 2021 18:32:21 +0800 From: Trevor Wu To: , , , , CC: , , , , , , , , , , Subject: [PATCH v4 01/11] ASoC: mediatek: mt8195: update mediatek common driver Date: Wed, 18 Aug 2021 18:32:05 +0800 Message-ID: <20210818103215.9186-2-trevor.wu@mediatek.com> X-Mailer: git-send-email 2.18.0 In-Reply-To: <20210818103215.9186-1-trevor.wu@mediatek.com> References: <20210818103215.9186-1-trevor.wu@mediatek.com> MIME-Version: 1.0 Content-Type: text/plain X-MTK: N Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Update mediatek common driver to support MT8195 Signed-off-by: Trevor Wu Reported-by: kernel test robot --- sound/soc/mediatek/common/mtk-afe-fe-dai.c | 22 +++++++++++++++++++--- sound/soc/mediatek/common/mtk-base-afe.h | 10 ++++++++-- 2 files changed, 27 insertions(+), 5 deletions(-) diff --git a/sound/soc/mediatek/common/mtk-afe-fe-dai.c b/sound/soc/mediatek/common/mtk-afe-fe-dai.c index 3cb2adf420bb..baaa5881b1d4 100644 --- a/sound/soc/mediatek/common/mtk-afe-fe-dai.c +++ b/sound/soc/mediatek/common/mtk-afe-fe-dai.c @@ -139,7 +139,7 @@ int mtk_afe_fe_hw_params(struct snd_pcm_substream *substream, substream->runtime->dma_area, substream->runtime->dma_bytes); - memset_io(substream->runtime->dma_area, 0, + memset_io((void __force __iomem *)substream->runtime->dma_area, 0, substream->runtime->dma_bytes); /* set addr */ @@ -433,11 +433,20 @@ int mtk_memif_set_addr(struct mtk_base_afe *afe, int id, phys_buf_addr_upper_32); } - /* set MSB to 33-bit */ - if (memif->data->msb_reg >= 0) + /* + * set MSB to 33-bit, for memif address + * only for memif base address, if msb_end_reg exists + */ + if (memif->data->msb_reg) mtk_regmap_update_bits(afe->regmap, memif->data->msb_reg, 1, msb_at_bit33, memif->data->msb_shift); + /* set MSB to 33-bit, for memif end address */ + if (memif->data->msb_end_reg) + mtk_regmap_update_bits(afe->regmap, memif->data->msb_end_reg, + 1, msb_at_bit33, + memif->data->msb_end_shift); + return 0; } EXPORT_SYMBOL_GPL(mtk_memif_set_addr); @@ -464,6 +473,13 @@ int mtk_memif_set_channel(struct mtk_base_afe *afe, else mono = (channel == 1) ? 1 : 0; + /* for specific configuration of memif mono mode */ + if (memif->data->int_odd_flag_reg) + mtk_regmap_update_bits(afe->regmap, + memif->data->int_odd_flag_reg, + 1, mono, + memif->data->int_odd_flag_shift); + return mtk_regmap_update_bits(afe->regmap, memif->data->mono_reg, 1, mono, memif->data->mono_shift); } diff --git a/sound/soc/mediatek/common/mtk-base-afe.h b/sound/soc/mediatek/common/mtk-base-afe.h index a6f68c68581c..ef83e78c22a8 100644 --- a/sound/soc/mediatek/common/mtk-base-afe.h +++ b/sound/soc/mediatek/common/mtk-base-afe.h @@ -29,6 +29,8 @@ struct mtk_base_memif_data { int quad_ch_reg; int quad_ch_mask; int quad_ch_shift; + int int_odd_flag_reg; + int int_odd_flag_shift; int enable_reg; int enable_shift; int hd_reg; @@ -37,10 +39,13 @@ struct mtk_base_memif_data { int hd_align_mshift; int msb_reg; int msb_shift; - int msb2_reg; - int msb2_shift; + int msb_end_reg; + int msb_end_shift; int agent_disable_reg; int agent_disable_shift; + int ch_num_reg; + int ch_num_shift; + int ch_num_maskbit; /* playback memif only */ int pbuf_reg; int pbuf_mask; @@ -62,6 +67,7 @@ struct mtk_base_irq_data { int irq_en_shift; int irq_clr_reg; int irq_clr_shift; + int irq_status_shift; }; struct device; -- 2.18.0