Received: by 2002:a05:6a10:1d13:0:0:0:0 with SMTP id pp19csp1467143pxb; Fri, 20 Aug 2021 06:17:34 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxAV8t7OiEivYDDiq1GAPjpv8Afw9/Zv+cBmnv1tzIPj5wwgn1VAwH2Wtz2zZT+rIOrtTSw X-Received: by 2002:a92:c6d1:: with SMTP id v17mr13890835ilm.302.1629465454131; Fri, 20 Aug 2021 06:17:34 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1629465454; cv=none; d=google.com; s=arc-20160816; b=Y7XJ+b2qnCVyuTzAoAiqnOHW2Nx9Blo8IW+xxavvbxY+l5uuQ7NQRDjtBSl5ElHH+L V+Bus0fJ74ondgxYotsWbLLiGJHnLdl01yfjOB3hkTY3HRIIIJHT/7GF7VoFfDLkYfy/ 2F4wfytFwT47s7lhcePQx+6I/0F4BPvftBrwdGX1ZN3w2ygVRP6ZFpAP2EOWoH3whTwx +b4YbICuNn3wMu6rOW5lPyRseihQv26rNDduEKmN2xiqxzILVI26afltmn4h7ogIlxtT O3lJooANcUIDU5HDmutClK+4iyehOd8vwsB2fDX7aIMUhiHI3Ey4vZEbr8K04A4gGt0C eLhA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:content-language :in-reply-to:mime-version:user-agent:date:message-id:from:references :cc:to:subject:dkim-signature; bh=zjV2VV/W/R/LlnVIjGzbmQRZCHArbsyZBGSViRrmZLY=; b=MwXymBkhB1k8quAfyN75aDosItBFWhP5FnBvxhTi3Y9DUwIphmHhBp56J0hoy3T3dP 9oqt9P+certR7FNLEYeEBatFmyT4/LijbEfDAU2/EsBG6smyRotHVUnLOwLr7tur5n7e lbbQgQiJnN5aCeeUA73KiIpGGvQMKvOLqTajh0hz55h4Y1rdcNRf/SHf9lEiCGZJKFl+ ig2H38pMyluMJ0b1xoCFKDBjgmFczB3H4ahxoAb5wM8yNsTTpPGk7eCJ2N6XTwJsNFWQ C2v86ITVxuQV1GF947eXhjkimL8PZA9x110mh1XszQgJj45VD3KtHe7v70cOeHvnl4rO qkIw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=nvbK7Sln; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id l8si6648217ilt.110.2021.08.20.06.17.21; Fri, 20 Aug 2021 06:17:34 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=nvbK7Sln; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S240722AbhHTNPf (ORCPT + 99 others); Fri, 20 Aug 2021 09:15:35 -0400 Received: from fllv0016.ext.ti.com ([198.47.19.142]:47470 "EHLO fllv0016.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S238220AbhHTNPe (ORCPT ); Fri, 20 Aug 2021 09:15:34 -0400 Received: from lelv0266.itg.ti.com ([10.180.67.225]) by fllv0016.ext.ti.com (8.15.2/8.15.2) with ESMTP id 17KDEabO079205; Fri, 20 Aug 2021 08:14:36 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1629465276; bh=zjV2VV/W/R/LlnVIjGzbmQRZCHArbsyZBGSViRrmZLY=; h=Subject:To:CC:References:From:Date:In-Reply-To; b=nvbK7Sln3P6qZvNkZSrpRqy0ZeCZEa+Mw7g3tXLqpHoen6tzx1nishrOL3dlg99yr 3CVhsqLYPg9xsJ3NM6AAmDOrdrrNJZlMH+wv3kQKf+HyaL9m2sInEK796AvMCmkIXJ qxU9JjBM4E2qk8zeGIvHLunusHBRtgiyNgGMVG/Y= Received: from DLEE105.ent.ti.com (dlee105.ent.ti.com [157.170.170.35]) by lelv0266.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 17KDEaQr109892 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Fri, 20 Aug 2021 08:14:36 -0500 Received: from DLEE102.ent.ti.com (157.170.170.32) by DLEE105.ent.ti.com (157.170.170.35) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2176.2; Fri, 20 Aug 2021 08:14:36 -0500 Received: from lelv0326.itg.ti.com (10.180.67.84) by DLEE102.ent.ti.com (157.170.170.32) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2176.2 via Frontend Transport; Fri, 20 Aug 2021 08:14:35 -0500 Received: from [10.250.232.95] (ileax41-snat.itg.ti.com [10.172.224.153]) by lelv0326.itg.ti.com (8.15.2/8.15.2) with ESMTP id 17KDEV4o056759; Fri, 20 Aug 2021 08:14:32 -0500 Subject: Re: [PATCH 13/13] mtd: spinand: Add support for Winbond W35N01JW SPI NAND flash To: Miquel Raynal CC: Richard Weinberger , Vignesh Raghavendra , Mark Brown , Patrice Chotard , Boris Brezillon , , , , Pratyush Yadav References: <20210713130538.646-1-a-nandan@ti.com> <20210713130538.646-14-a-nandan@ti.com> <20210806211423.5c9d3e96@xps13> <64f130dc-1d87-5657-ae93-09bfdb7e93a1@ti.com> <20210820140210.47d348dc@xps13> From: Apurva Nandan Message-ID: <949d3af1-1513-e606-bc9e-7265cbf97e58@ti.com> Date: Fri, 20 Aug 2021 18:44:30 +0530 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:78.0) Gecko/20100101 Thunderbird/78.11.0 MIME-Version: 1.0 In-Reply-To: <20210820140210.47d348dc@xps13> Content-Type: text/plain; charset="utf-8"; format=flowed Content-Language: en-US Content-Transfer-Encoding: 8bit X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 20/08/21 5:32 pm, Miquel Raynal wrote: > Hi Apurva, > > Apurva Nandan wrote on Fri, 20 Aug 2021 17:21:33 > +0530: > >> Hi Miquèl, >> >> On 07/08/21 12:44 am, Miquel Raynal wrote: >>> Hi Apurva, >>> >>> Apurva Nandan wrote on Tue, 13 Jul 2021 13:05:38 >>> +0000: >>> >>>> Winbond W35N01JW is SPI NAND flash supporting Octal DTR SPI protocol. >>> >>> a >>> >>>> Add op_vairants for W35N01JW, which include the Octal DTR read/write >>> >>> variants >>> >>>> page ops as well. Add W35N01JW's oob layout functions for the >>> >>> OOB >>> >> >> Okay, will correct these. >> >>>> mtd_ooblayout_ops. Add all op adjustments required for Octal DTR SPI >>>> mode using the adjust_op(). Finally, add an entry for W35N01JW in >>>> spinand_info table. >>>> >>>> Datasheet: https://www.winbond.com/export/sites/winbond/datasheet/W35N01JW_Datasheet_Brief.pdf >>>> >>> >>> Maybe we can split this into two parts: >>> 1/ support the chip >>> 2/ add 8-D support >>> >> >> I can split the patch into: >> 1/ Add implementation of manufacturer_ops: adjust_op() to handle variations of ops in 8D-8D-8D mode >> 2/ Add support/entry for Winbond W35N01JW SPI NAND flash chip >> >> As 8-D support has already been added in a previous patch. > > I also don't want the renaming to happen in the patch adding more > logic. > Okay, got it. Will amend this. > Thanks, > Miquèl > Thanks, Apurva Nandan