Received: by 2002:a05:6a10:1d13:0:0:0:0 with SMTP id pp19csp1461593pxb; Sun, 22 Aug 2021 18:14:13 -0700 (PDT) X-Google-Smtp-Source: ABdhPJw/SapDL+rnFz3vCfBcPF2NRzsTCYXwN6fdMxoCNWuNMCUAG9BildHNiZHlUGILNUWKoxEj X-Received: by 2002:a17:906:a0da:: with SMTP id bh26mr9451756ejb.505.1629681253224; Sun, 22 Aug 2021 18:14:13 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1629681253; cv=none; d=google.com; s=arc-20160816; b=IE0Oi5wbM5xL5cIRPYt79C2ezwaUZHMa0RWmqkyvaskcz23/i3W4JOU74rjF1Z2nIr ZD1vZmJhZgepBDA0oSjULuV87PVVeNj/c+ufbEZlg5bs6YGxZLhLzlJ9YPXEcf5ZWu9+ oFm7IB/KWDmup6jzRl8ok/cSBzVuhW5yKtfZ7jYiOvTesUZGBDVbJFUclrJMaMATTevZ YEXb+2KfD9o0xa9PnWjoY7ixcc501mpziZkWbxssSnk+fxRkfJE7gmY/S04dqsaejnwe B0u4ZW19Fihk3l4J49sLCaxtSbTkUi0NQHGmkcIBOssfFEu+Blj7gxKd+WXDukiNTQP1 2rGg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:cc:to:subject:message-id:date:from:in-reply-to :references:mime-version:dkim-signature; bh=9WpSLT/7mvQ0ddiub005tUp0P5hRLIeXnnTQ1S0shMs=; b=eGTxk9f5tsF8nGONrATX3JnJC0NRxTe9KHc1lYTwSuulKbKCFZavK5wgtEJMYUEaxV bd5VTvc5HnlkO2tdhWW0+UyZs7whTh801oTx3EHmJX3lWDiUPT1+H3ua7+YiTZ7Ln+JO lXz6QJbn7pkrUNcD83K3J4U4VWTT+apLsbKzVJos7w3K/OxT8JF0XPUk9kOLb5u2hnZD AWVlwXoGGJvN2XFvi42WrsvFrGDfKuhYv/syJmNzcQce2UFMj8bXU7zmBdA/WBG0DJku OzsewzObeeompFh+QPTQOH+b23PJNMk36tU+HRbhiFCXQu1AH3A/LBMx/LU1jAG7Z+2O y81Q== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@pensando.io header.s=google header.b=s3xm8mzS; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id z10si12576926eje.713.2021.08.22.18.13.49; Sun, 22 Aug 2021 18:14:13 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=fail header.i=@pensando.io header.s=google header.b=s3xm8mzS; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234612AbhHWBLP (ORCPT + 99 others); Sun, 22 Aug 2021 21:11:15 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:45626 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231807AbhHWBLO (ORCPT ); Sun, 22 Aug 2021 21:11:14 -0400 Received: from mail-ej1-x62d.google.com (mail-ej1-x62d.google.com [IPv6:2a00:1450:4864:20::62d]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id E76F1C061757 for ; Sun, 22 Aug 2021 18:10:28 -0700 (PDT) Received: by mail-ej1-x62d.google.com with SMTP id a25so6745290ejv.6 for ; Sun, 22 Aug 2021 18:10:28 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=pensando.io; s=google; h=mime-version:references:in-reply-to:from:date:message-id:subject:to :cc; bh=9WpSLT/7mvQ0ddiub005tUp0P5hRLIeXnnTQ1S0shMs=; b=s3xm8mzSflJhA7DLhHG0BDMFRU4hpe+uocF9gcVx7xNGhAMWbe/WjJUeIzUx5QaejL +SqM3MUb7wlpsSuhnUNpGkgFf1T7nZHK/Cl0eagk2Flvh4RxkTxkfkZl+LGkMSbsKnDK 0mWIkOcazsClJAKIteA3RIWRHlzfKT24IXQbbFoO280Okc2uw5kO3UBohXqQ/zvfYLP/ 0CSAARIGVOXsq2qEHSr5sl2PxxvxqHAvkFLjK6Pb/by65FaYLU3biakM2ojHvEJJ8Z95 K5gHLsteQ9HAMrEQpo9SheV2gMbTfmciQU3iHzwuISsQxwxQNerdw0UxpPUQ8A3J1zqU +2wQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:mime-version:references:in-reply-to:from:date :message-id:subject:to:cc; bh=9WpSLT/7mvQ0ddiub005tUp0P5hRLIeXnnTQ1S0shMs=; b=DLtvRAwDK1q5SqYZp6AlKOOHqBbuW7XXWunwSW/UOxOyJAaXT0tVDvIBg2M6dqsHIO ayFl1M36gLhbZ4bC37lAuZgeUKPA58xO5vN6bewc6oD2ZRFzKiHx8FemvWBq5LWUy9up HNqvK6+HGttck17NE0MCfnUnZRzuaYwL7RWedYJnlfiWY5yxdNlIrNdwk5zZLZTgnLOf U9L+cm2ruxnU/AEcHAvrdcCHEZeUSCXfpbzHOpav15bY/IeIySvO40p+86Yi/blL2LTd GixM7YXRPUiToTfjf3NEC9Cat7rxNnDOiITM0CKQ+1LGSnFGsn65ng8TYhfQ4jIHng2z 1x3w== X-Gm-Message-State: AOAM532IM+pnvNqwHeCN5UoAtBtOwh/JHaR49uB0Jcw8utdK/G3EDpJT ISxwUxIW6eHPy2QEnDevxuKb+y0MqWcTGYdP6LO/eg== X-Received: by 2002:a17:906:1701:: with SMTP id c1mr32915513eje.425.1629681027447; Sun, 22 Aug 2021 18:10:27 -0700 (PDT) MIME-Version: 1.0 References: <20210304034141.7062-1-brad@pensando.io> <20210304034141.7062-2-brad@pensando.io> In-Reply-To: From: Brad Larson Date: Sun, 22 Aug 2021 18:10:16 -0700 Message-ID: Subject: Re: [PATCH 1/8] gpio: Add Elba SoC gpio driver for spi cs control To: Andy Shevchenko Cc: linux-arm Mailing List , Arnd Bergmann , Linus Walleij , Bartosz Golaszewski , Mark Brown , Serge Semin , Adrian Hunter , Ulf Hansson , Olof Johansson , "open list:GPIO SUBSYSTEM" , linux-spi , linux-mmc , devicetree , Linux Kernel Mailing List Content-Type: text/plain; charset="UTF-8" Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi Andy, On Sun, Mar 7, 2021 at 11:21 AM Andy Shevchenko wrote: > > On Thu, Mar 4, 2021 at 4:40 PM Brad Larson wrote: > > > > This GPIO driver is for the Pensando Elba SoC which > > provides control of four chip selects on two SPI busses. > > I will try to avoid repeating otheris in their reviews, but my comments below. > > ... > > > +config GPIO_ELBA_SPICS > > + bool "Pensando Elba SPI chip-select" > > Can't it be a module? Why? > > > + depends on ARCH_PENSANDO_ELBA_SOC > > + help > > + Say yes here to support the Pensndo Elba SoC SPI chip-select driver > > Please give more explanation what it is and why users might need it, > and also tell users how the module will be named (if there is no > strong argument why it can't be a module). > > ... > > > +#include > > It's not used here, but you missed mod_devicetable.h. Based on the feedback I realized this should not be a loadable module. I should be using builtin_platform_driver(elba_spics_driver). Currently I have this for gpio/Kconfig config GPIO_ELBA_SPICS def_bool y depends on ARCH_PENSANDO_ELBA_SOC || COMPILE_TEST > > +/* > > + * pin: 3 2 | 1 0 > > + * bit: 7------6------5------4----|---3------2------1------0 > > + * cs1 cs1_ovr cs0 cs0_ovr | cs1 cs1_ovr cs0 cs0_ovr > > + * ssi1 | ssi0 > > + */ > > +#define SPICS_PIN_SHIFT(pin) (2 * (pin)) > > +#define SPICS_MASK(pin) (0x3 << SPICS_PIN_SHIFT(pin)) > > > +#define SPICS_SET(pin, val) ((((val) << 1) | 0x1) << SPICS_PIN_SHIFT(pin)) > > Isn't it easier to define as ((value) << (2 * (pin) + 1) | BIT(2 * (pin))) Both are functionally correct. I don't have a preference, do you want this change? > > +struct elba_spics_priv { > > + void __iomem *base; > > + spinlock_t lock; > > > + struct gpio_chip chip; > > If you put it as a first member a container_of() becomes a no-op. OTOH > dunno if there is any such container_of() use in the code. There is no use of container_of() for this structure > > +static int elba_spics_get_value(struct gpio_chip *chip, unsigned int pin) > > +{ > > + return -ENXIO; > > Hmm... Is it really acceptable error code here? No it's not, thanks. Changed to -ENOTSUPP as gpio output direction only is supported. > > +static int elba_spics_direction_input(struct gpio_chip *chip, unsigned int pin) > > +{ > > + return -ENXIO; > > Ditto. Changed to ENOTSUPP > > + res = platform_get_resource(pdev, IORESOURCE_MEM, 0); > > + p->base = devm_ioremap_resource(&pdev->dev, res); > > p->base = devm_platform_ioremap_resource(pdev, 0); Changed to single call to devm_platform_ioremap_resource(pdev, 0) > > + if (IS_ERR(p->base)) { > > > + dev_err(&pdev->dev, "failed to remap I/O memory\n"); > > Duplicate noisy message. Removed extra log message > > + return PTR_ERR(p->base); > > + } > > > + ret = devm_gpiochip_add_data(&pdev->dev, &p->chip, p); > > + if (ret) { > > + dev_err(&pdev->dev, "unable to add gpio chip\n"); > > > + return ret; > > + } > > + > > + dev_info(&pdev->dev, "elba spics registered\n"); > > + return 0; > > if (ret) > dev_err(...); > return ret; Yes, made this change and will include in v3 patchset --- a/drivers/gpio/gpio-elba-spics.c +++ b/drivers/gpio/gpio-elba-spics.c @@ -91,13 +91,9 @@ static int elba_spics_probe(struct platform_device *pdev) ret = devm_gpiochip_add_data(&pdev->dev, &p->chip, p); - if (ret) { + if (ret) dev_err(&pdev->dev, "unable to add gpio chip\n"); - return ret; - } - - dev_info(&pdev->dev, "elba spics registered\n"); - return 0; + return ret; Regards, Brad