Received: by 2002:a05:6a10:1d13:0:0:0:0 with SMTP id pp19csp1468834pxb; Sun, 22 Aug 2021 18:28:44 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxAj5OfLU2tfINcK9i5Xga8ZLSGIAKUeDUxTGI9vxun8ZL7sZHJ1AxpLE8fR8WPJ+2Wr+2b X-Received: by 2002:a6b:e712:: with SMTP id b18mr24559721ioh.186.1629682124135; Sun, 22 Aug 2021 18:28:44 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1629682124; cv=none; d=google.com; s=arc-20160816; b=UtrmcLE7CSZ37fPlfIUZryL/ZzUQC+HOWxpKdVOKXXP52RQ3yg48bJ5jtaETbprKTx m6b+vuTEe+xjIhllKjRjLf8xjsdAmnBkxQxZtYO5xVoMFTfumg7gTUlyOrUe7pfzg6oM Z2cGuYj1+609HqRjGjCnmqdya+6luZ57qqy5o2L+NQfO2aI2JgmJlW4gNwEaDtNSM8gw EXCwmx76o4NFitKW3dqWchfM325NDK6SOZaKvD4kJZWi2OOa6AkQava12JyOy8JaH9rS l/tlfdCj9DA/mqmhsbhIzjS2ugOqdlc4/XNwqBqUVX+9pzz4QVpd5Ogd76EqJ2um1Exe OWhw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:cc:to:subject:message-id:date:from:in-reply-to :references:mime-version:dkim-signature; bh=A2begKrsVruCVFeZ8bmp5S3srbzJHX+xkiz5yVBPaB0=; b=pyNinIV5LxmbFlOeNh5YFwgIbiM21fVGjDYRYWT8+x5PerYmXpZKXB8CDjyI7y7iu2 Hczk01oOFSEeLU/Cy74dKEAtP85ZVDozlj8wob3Ls0OHZ2y12UQ7y878DmiM0N5hR831 61LK0drmOofoRR3/dvL0iHqRbXCqL8ieZHbsNk9L+n196HBkdoA3yLHH26B/SqtXYp8a P+dUuobwomv8qNdFwtV/zlPQs0n/2xfbWMGb8sVkR9NAGS+Q3Sa2JG8YtmDmHaEmzgG0 SiisizsoyX5faTGnf8uW21xoNESAl0xrx4LMx6u8ciuM1EaVE8RJhDwN9tWHSAUfRr9R yDDw== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@pensando.io header.s=google header.b=v6M3jOOY; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id g2si12862322iob.28.2021.08.22.18.28.32; Sun, 22 Aug 2021 18:28:44 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=fail header.i=@pensando.io header.s=google header.b=v6M3jOOY; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234572AbhHWB1v (ORCPT + 99 others); Sun, 22 Aug 2021 21:27:51 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:49498 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231452AbhHWB1u (ORCPT ); Sun, 22 Aug 2021 21:27:50 -0400 Received: from mail-ej1-x634.google.com (mail-ej1-x634.google.com [IPv6:2a00:1450:4864:20::634]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 4C3FAC061760 for ; Sun, 22 Aug 2021 18:27:08 -0700 (PDT) Received: by mail-ej1-x634.google.com with SMTP id w5so33497509ejq.2 for ; Sun, 22 Aug 2021 18:27:08 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=pensando.io; s=google; h=mime-version:references:in-reply-to:from:date:message-id:subject:to :cc; bh=A2begKrsVruCVFeZ8bmp5S3srbzJHX+xkiz5yVBPaB0=; b=v6M3jOOYiHr6DwA8pLmIRMx2zdb4b60QpDLrttOohnvH8xqixtUDMEAiRRcDRbEOLJ DSy/eoDgDPvJ0IAPQ77KG0SRgAaksBdhg7+oi/eJmct/W43EUqFgcaRWDVTobkERdWIu j7KkrbJ8vEx7pOsp4EgnXCGRILKI8kgxwr+2CvuOMIlzcuu9dKiXd83NcRKGvgEV+5EH miHjxyXzpTl1lIrj+KB5xnLB9CHcboCgFtS2Nj3lZYbJiHUk5k6RX40SqxmcoTzRO8Yc 3TS7sSjj+LehqA0J4SgRNPXoVQ9z5Vxo1nNXhPK4jTm62OGz+ccXqY1L79ogsTBVha39 H88g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:mime-version:references:in-reply-to:from:date :message-id:subject:to:cc; bh=A2begKrsVruCVFeZ8bmp5S3srbzJHX+xkiz5yVBPaB0=; b=Md/9fFyiXgREc/CSF7rrHlnMO6FKPC46ppNjRh55qk0C6i5fOCaa7tS2tLH1eMdctW AmYZ+TVyORZ/HQu5955MrwfxEIWnm2Si89+bwEjSPRIz5VS9ESiHvLL3pesdX5ToMq64 vs/19xK0F7bY9jzeA9W+FYcNI7KldvhYOmKk2pG7CqzYp9gk9rU+8fqiYFo24vlv3Dyd xLtaN37lxuraZksOui/vuryoKjz1KKWPqjdSpHETSNqmFgfkmSexMt9ex06UQdjATl6j IzzzFJHY3cqdSNcJV9YAELoEw7LUuGiU9lM/yJntT5AxI4gIhG6ckyZ9fB9UYNJs4Umx SVAQ== X-Gm-Message-State: AOAM532c3en23a7aatzrouRvPMWbBHPalDOlh4d17n949Vh+VK7Fp+Rg ySlnirXnbC+rZXZdA1LqV7e9jR3b4jhBWmecxL2KiQ== X-Received: by 2002:a17:906:cb11:: with SMTP id lk17mr32487256ejb.271.1629682026850; Sun, 22 Aug 2021 18:27:06 -0700 (PDT) MIME-Version: 1.0 References: <20210329015938.20316-1-brad@pensando.io> <20210329015938.20316-4-brad@pensando.io> <20210331180018.jir2vusuf3sbare5@mobilestation> In-Reply-To: <20210331180018.jir2vusuf3sbare5@mobilestation> From: Brad Larson Date: Sun, 22 Aug 2021 18:26:56 -0700 Message-ID: Subject: Re: [PATCH v2 03/13] spi: dw: Add support for Pensando Elba SoC SPI To: Serge Semin Cc: Linux ARM , Arnd Bergmann , Linus Walleij , Bartosz Golaszewski , Mark Brown , Adrian Hunter , Ulf Hansson , Olof Johansson , "open list:GPIO SUBSYSTEM" , linux-spi , linux-mmc , "open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS" , Linux Kernel Mailing List Content-Type: text/plain; charset="UTF-8" Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi Sergey, On Wed, Mar 31, 2021 at 11:00 AM Serge Semin wrote: > > On Sun, Mar 28, 2021 at 06:59:28PM -0700, Brad Larson wrote: > > The Pensando Elba SoC uses a GPIO based chip select > > for two DW SPI busses with each bus having two > > chip selects. (...) > > +static void dw_spi_elba_set_cs(struct spi_device *spi, bool enable) > > +{ > > + struct dw_spi *dws = spi_master_get_devdata(spi->master); > > + > > > + if (!enable) { > > Please, be more attentive to the review-comments given to you before > resending a new patchset. One more time. This version of set_cs won't > work for Active-high CS. Each SPI controller working with GPIO-based > chip-select is marked as supporting that feature. So your DW > SPI controller won't be able to work correctly with SPI-devices > activated by active-high chip-select signal. Note default > dw_spi_set_cs() callback supports that. Thanks for your patience. It took me a while to understand what you were asking about regarding dw_spi_set_cs() due to the unnecessarily complicated function that was being used. The current implementation I propose for v3 patchset is this which as you identified handles cs active high/low properly. static void dw_spi_elba_set_cs(struct spi_device *spi, bool enable) { spi->chip_select = 0; dw_spi_set_cs(spi, enable); } Regards, Brad