Received: by 2002:a05:6a10:1d13:0:0:0:0 with SMTP id pp19csp1618895pxb; Sun, 22 Aug 2021 23:53:28 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzbTIJ929o3WNQcdTYwHF30O8E9b+l5xGG1W6RqDPqmILdHEEu0Y1//POb++4ouAXLX8mTs X-Received: by 2002:a05:6402:5192:: with SMTP id q18mr35363387edd.149.1629701607857; Sun, 22 Aug 2021 23:53:27 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1629701607; cv=none; d=google.com; s=arc-20160816; b=bWd/RICimWG3HVCmKCFOaaK0ci/5xWtlTb/xVzjLEs+vSMResWnucZBiLJqfOoXCx3 gOsn4cXXGvqcFKIpzphweQRPYZVKgEbMM9qoalDRau45Q9wAjovCZODwSkq17vOHgVWt xaIfgwcg3uRYQ670R3Gnh0kZFL/TJGuyJwEMdUUgFI4c/ehe7Sc8zuQREqPaOlQiFPDv LEVAfjnyr5xsW3YgVbycobEMRZbsFkcz79u1jmL9VbtKtSgIfaTKrReKJ7qKZdTguDKo k99PIcpWe0SzPUcIfrrXnA+V54B7fNkSTPXnKJ4WJZDjTK5HNAuB8ceiAJXfGsfO1kAv 85mQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:message-id:date:subject:cc:to:from :dkim-signature; bh=3cJl59D4CGn0Aht+ve7FYVwD9ycHzTHAozF/bv69kts=; b=n65y0yr1KqDpt8umrj28uMzXR06ed+FMhI6TwBLDLUVsCl4KNFLDe7AxMWAWdhwh5c BWTDYnOz+EYgXobh1N8Uzz8d6wdGc07NIOWJBAnKk4kqoPhUiBbk0YWK4Z0hHdQweBwv mR4h3Swy4Srbq055idQ3sBmXH4LyvxCV1eR6os3fbLTEs0pgBgYZgj1LEjaC4Y+4u67C alNP9EvnTX0KP2dIuMPgIQWzodS7CkwmU/1Vyz+QYnFM977yU7KbjG7LtQnvk/RpzRDj NG0Vr3SQ2uKi1UytzjjnU20JfcJBMQoDk0WA07T1JYh8Fj4QNwC6xkhT3JHj1i2Yhy+5 TBvA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@marvell.com header.s=pfpt0220 header.b=fuuJ+dBF; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=REJECT dis=NONE) header.from=marvell.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id r19si14405180edd.31.2021.08.22.23.53.02; Sun, 22 Aug 2021 23:53:27 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@marvell.com header.s=pfpt0220 header.b=fuuJ+dBF; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=REJECT dis=NONE) header.from=marvell.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234561AbhHWGwZ (ORCPT + 99 others); Mon, 23 Aug 2021 02:52:25 -0400 Received: from mx0a-0016f401.pphosted.com ([67.231.148.174]:11468 "EHLO mx0b-0016f401.pphosted.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S231715AbhHWGwZ (ORCPT ); Mon, 23 Aug 2021 02:52:25 -0400 Received: from pps.filterd (m0045849.ppops.net [127.0.0.1]) by mx0a-0016f401.pphosted.com (8.16.1.2/8.16.0.43) with SMTP id 17N4YI6s012471; Sun, 22 Aug 2021 23:51:29 -0700 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=marvell.com; h=from : to : cc : subject : date : message-id : mime-version : content-type; s=pfpt0220; bh=3cJl59D4CGn0Aht+ve7FYVwD9ycHzTHAozF/bv69kts=; b=fuuJ+dBFsoaYftGX1TOKxdw3Voz5RKiAw3dggAmlnWL2qOXV7Q9G8vyWc/kH/Vrd3vvO mkGmWgQcWYotZ+q6XsmIldhbZpNmB2uCh1D/J0Sbr/OS0S2fV4r7s25miGQ53ahs+Ltn mVe9gVBmg7ysI6I6fHBDhB0Z6LVhVe3eyycs+LclJfzdIh6yLTV+pLFh0n2NW6nUnnEG ZbCyoIjgZeZIUoUHi8Lj3P/cwFFmVYgntM7R0cNB5u+nacGfiIXixpcIljQ+VLLz7ag1 +dO8kyRQpCmB+7yf1V5lxDFy3Kjdk391318oMYD9ylEBapkKVgQsZSzW2SKCj7EXwS3g jg== Received: from dc5-exch01.marvell.com ([199.233.59.181]) by mx0a-0016f401.pphosted.com with ESMTP id 3am4s0gcjc-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-SHA384 bits=256 verify=NOT); Sun, 22 Aug 2021 23:51:29 -0700 Received: from DC5-EXCH02.marvell.com (10.69.176.39) by DC5-EXCH01.marvell.com (10.69.176.38) with Microsoft SMTP Server (TLS) id 15.0.1497.23; Sun, 22 Aug 2021 23:51:28 -0700 Received: from bbhushan2.marvell.com (10.69.176.80) by DC5-EXCH02.marvell.com (10.69.176.39) with Microsoft SMTP Server id 15.0.1497.23 via Frontend Transport; Sun, 22 Aug 2021 23:51:25 -0700 From: Bharat Bhushan To: , , , , , CC: Bharat Bhushan Subject: [PATCH v3 0/4] cn10k DDR Performance monitor support Date: Mon, 23 Aug 2021 12:21:17 +0530 Message-ID: <20210823065121.19494-1-bbhushan2@marvell.com> X-Mailer: git-send-email 2.17.1 MIME-Version: 1.0 Content-Type: text/plain X-Proofpoint-GUID: IeWby-CUr5eeMF9Dj6LQ3VeRXkZIYEZL X-Proofpoint-ORIG-GUID: IeWby-CUr5eeMF9Dj6LQ3VeRXkZIYEZL X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.182.1,Aquarius:18.0.790,Hydra:6.0.391,FMLib:17.0.607.475 definitions=2021-08-23_02,2021-08-20_03,2020-04-07_01 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This patch series adds DDR performance monitor support on Marvell cn10k series of processor. First patch adds device tree binding changes. Second patch add basic support (without overflow and event ownership). Third and fourth patch adds overflow and event ownership respectively. Seems like 4th patch can be merged in second patch, For easy review it is currently separate v2->v3: - dt-binding, ddrcpmu@1 -> pmu@87e1c0000000 - Add COMPILE_TEST as a dependency - Switch to sysfs_emit() - Error propagation when invalif event requested - Switch to devm_platform_get_and_ioremap_resource() - Other review comments on v2. v1->v2: - DT binding changed to new DT Schema - writeq/readq changed to respective relaxed - Using PMU_EVENT_ATTR_ID Bharat Bhushan (4): dt-bindings: perf: marvell: cn10k ddr performance monitor perf/marvell: CN10k DDR performance monitor support perf/marvell: cn10k DDR perfmon event overflow handling perf/marvell: cn10k DDR perf event core ownership .../bindings/perf/marvell-cn10k-ddr.yaml | 37 + drivers/perf/Kconfig | 7 + drivers/perf/Makefile | 1 + drivers/perf/marvell_cn10k_ddr_pmu.c | 756 ++++++++++++++++++ include/linux/cpuhotplug.h | 1 + 5 files changed, 802 insertions(+) create mode 100644 Documentation/devicetree/bindings/perf/marvell-cn10k-ddr.yaml create mode 100644 drivers/perf/marvell_cn10k_ddr_pmu.c -- 2.17.1