Received: by 2002:a05:6a10:1d13:0:0:0:0 with SMTP id pp19csp1844953pxb; Mon, 23 Aug 2021 06:09:19 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxCCdBlCxIeD45CGk9w2cTgzczM6OxQqYiC2YjMDHl176kva5oZb7deLIJRurTlwb6n0e6+ X-Received: by 2002:a05:6e02:1294:: with SMTP id y20mr22021824ilq.42.1629724159191; Mon, 23 Aug 2021 06:09:19 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1629724159; cv=none; d=google.com; s=arc-20160816; b=W/Gh/+uEghQ7gHK4w2Xayc/0MF7l3mS/uo9c/Nk8Q5pCF9sYWY2sB0ov/iksU10vxK /j5yc55UV7KQRP1MDgK7qA53ofWqnrIfJhDcvi9o+5wCrXGMRqRqBbo5jFfc5wovkkGc LkHjjIhzhuyJunEVEkjtTmNdofA4PKHf6kbAgPKFYZfzEfVNfM39Jm4Nj1rb8vjXl1Yq 6o7UJlur+zeWUxltsSFWMJSo9JxeTr9bdZ1zz5e8upQ82sBt1JQrmv/BSd4LhpRh30JU 4pUvdwSudnDBkgpVrGIvEVzLi1Z9hYWR61a3AhEXhAXEYXaAaS5eEQGUkpEC1tieO8Zb dtrA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from; bh=GQIL8sjqXelhHsgis1DACEjn8MQn9BX+WgOZH1EoNLc=; b=vJF6eqFJjhOea2TpJ0feuhkjdzllgqjB144ZJur7mA2msFJzmWdvsoutModxAI6eGn 5KfSgMaX4LJqCAwVqoGk3dOOlZVrlGEv/tiR/n35x2OCl5XNYtD552L5OF/mqLuEuleF H5LbRUZriqiLduhh73FIW2lcpadEJo8PC3ROlNXfqj9DWQxZRExhG3yAPtk/0P2EXeOT 5RAD8UFdyHz2BuSbhcmbzrsHALI7YZ1dr54uP20CVQL8NTrh2Kti1OZDzOHk5cdVj06X URVzSb9QImjVmMj2i2J1mjwuyWAebJw6LE6lcFRwuDesWbJpVpfD3YG+xmAvCyV5UBbZ 7iYw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=mediatek.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id h14si17161228jav.71.2021.08.23.06.09.07; Mon, 23 Aug 2021 06:09:19 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=mediatek.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S237429AbhHWNGq (ORCPT + 99 others); Mon, 23 Aug 2021 09:06:46 -0400 Received: from mailgw01.mediatek.com ([60.244.123.138]:47934 "EHLO mailgw01.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S237333AbhHWNGg (ORCPT ); Mon, 23 Aug 2021 09:06:36 -0400 X-UUID: 48ef46ac57a24f93a249b1e5f371a3b7-20210823 X-UUID: 48ef46ac57a24f93a249b1e5f371a3b7-20210823 Received: from mtkmbs10n1.mediatek.inc [(172.21.101.34)] by mailgw01.mediatek.com (envelope-from ) (Generic MTA with TLSv1.2 ECDHE-RSA-AES256-GCM-SHA384 256/256) with ESMTP id 713664978; Mon, 23 Aug 2021 21:05:49 +0800 Received: from mtkcas07.mediatek.inc (172.21.101.84) by mtkmbs07n2.mediatek.inc (172.21.101.141) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Mon, 23 Aug 2021 21:05:47 +0800 Received: from localhost.localdomain (10.17.3.153) by mtkcas07.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Mon, 23 Aug 2021 21:05:46 +0800 From: Kewei Xu To: CC: , , , , , , , , , , , , , , Subject: [PATCH 7/7] i2c: mediatek: modify bus speed calculation formula Date: Mon, 23 Aug 2021 21:05:37 +0800 Message-ID: <1629723937-10839-8-git-send-email-kewei.xu@mediatek.com> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1629723937-10839-1-git-send-email-kewei.xu@mediatek.com> References: <1629723937-10839-1-git-send-email-kewei.xu@mediatek.com> MIME-Version: 1.0 Content-Type: text/plain X-MTK: N Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org When clock-div is 0 or greater than 1, the bus speed calculated by the old speed calculation formula will be larger than the target speed. So we update the formula. Signed-off-by: Kewei Xu --- drivers/i2c/busses/i2c-mt65xx.c | 35 +++++++++++++++++++++++++---------- 1 file changed, 25 insertions(+), 10 deletions(-) diff --git a/drivers/i2c/busses/i2c-mt65xx.c b/drivers/i2c/busses/i2c-mt65xx.c index 18b5659..0b42acd8 100644 --- a/drivers/i2c/busses/i2c-mt65xx.c +++ b/drivers/i2c/busses/i2c-mt65xx.c @@ -69,11 +69,12 @@ #define I2C_DEFAULT_CLK_DIV 5 #define MAX_SAMPLE_CNT_DIV 8 #define MAX_STEP_CNT_DIV 64 -#define MAX_CLOCK_DIV 256 +#define MAX_CLOCK_DIV_8BITS 256 +#define MAX_CLOCK_DIV_5BITS 32 #define MAX_HS_STEP_CNT_DIV 8 -#define I2C_STANDARD_MODE_BUFFER (1000 / 2) -#define I2C_FAST_MODE_BUFFER (300 / 2) -#define I2C_FAST_MODE_PLUS_BUFFER (20 / 2) +#define I2C_STANDARD_MODE_BUFFER (1000 / 3) +#define I2C_FAST_MODE_BUFFER (300 / 3) +#define I2C_FAST_MODE_PLUS_BUFFER (20 / 3) #define I2C_CONTROL_RS (0x1 << 1) #define I2C_CONTROL_DMA_EN (0x1 << 2) @@ -725,14 +726,26 @@ static int mtk_i2c_calculate_speed(struct mtk_i2c *i2c, unsigned int clk_src, unsigned int best_mul; unsigned int cnt_mul; int ret = -EINVAL; + int clock_div_constraint = 0; if (target_speed > I2C_MAX_HIGH_SPEED_MODE_FREQ) target_speed = I2C_MAX_HIGH_SPEED_MODE_FREQ; + if (i2c->use_default_timing) { + clock_div_constraint = 0; + } else if (i2c->dev_comp->ltiming_adjust && + i2c->ac_timing.inter_clk_div > 1) { + clock_div_constraint = 1; + } else if (i2c->dev_comp->ltiming_adjust && + i2c->ac_timing.inter_clk_div == 0) { + clock_div_constraint = -1; + } + max_step_cnt = mtk_i2c_max_step_cnt(target_speed); base_step_cnt = max_step_cnt; /* Find the best combination */ - opt_div = DIV_ROUND_UP(clk_src >> 1, target_speed); + opt_div = DIV_ROUND_UP(clk_src >> 1, target_speed) + + clock_div_constraint; best_mul = MAX_SAMPLE_CNT_DIV * max_step_cnt; /* Search for the best pair (sample_cnt, step_cnt) with @@ -767,7 +780,8 @@ static int mtk_i2c_calculate_speed(struct mtk_i2c *i2c, unsigned int clk_src, sample_cnt = base_sample_cnt; step_cnt = base_step_cnt; - if ((clk_src / (2 * sample_cnt * step_cnt)) > target_speed) { + if ((clk_src / (2 * (sample_cnt * step_cnt - clock_div_constraint))) > + target_speed) { /* In this case, hardware can't support such * low i2c_bus_freq */ @@ -854,13 +868,16 @@ static int mtk_i2c_set_speed_adjust_timing(struct mtk_i2c *i2c, target_speed = i2c->speed_hz; parent_clk /= i2c->clk_src_div; - if (i2c->dev_comp->timing_adjust) - max_clk_div = MAX_CLOCK_DIV; + if (i2c->dev_comp->timing_adjust && i2c->dev_comp->ltiming_adjust) + max_clk_div = MAX_CLOCK_DIV_5BITS; + else if (i2c->dev_comp->timing_adjust) + max_clk_div = MAX_CLOCK_DIV_8BITS; else max_clk_div = 1; for (clk_div = 1; clk_div <= max_clk_div; clk_div++) { clk_src = parent_clk / clk_div; + i2c->ac_timing.inter_clk_div = clk_div - 1; if (target_speed > I2C_MAX_FAST_MODE_PLUS_FREQ) { /* Set master code speed register */ @@ -907,8 +924,6 @@ static int mtk_i2c_set_speed_adjust_timing(struct mtk_i2c *i2c, break; } - i2c->ac_timing.inter_clk_div = clk_div - 1; - return 0; } -- 1.9.1