Received: by 2002:a05:6a10:1d13:0:0:0:0 with SMTP id pp19csp2479082pxb; Mon, 23 Aug 2021 23:29:47 -0700 (PDT) X-Google-Smtp-Source: ABdhPJz7oNzsDeWfCirsz6JHoc1+FZc4CNLI+o9wp4Uz88ArMPL4iS9uNPg6UtAuP0NdjAZrMyBg X-Received: by 2002:a17:906:4e11:: with SMTP id z17mr9437839eju.483.1629786587536; Mon, 23 Aug 2021 23:29:47 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1629786587; cv=none; d=google.com; s=arc-20160816; b=k9dG4yXK78w1eDzUzGSPO5+EBQzd9ojJCU3GVkbTwj/L16YI1pjATsC0yPhzmAY7+h raO5jHPOGXCyWJCCzgXWDOWZ7nv+DGo8zP2RQq+GsLgMji7s6/c2ZaKDCRGO9HaXZsZR boy3X3svHGP+b0BXZ/FXpUbMl64eXMi9Gse4eHtqrV2B3IVHzAs9S1zAoXqMAW5V6M0Y 4bz7QVy+3GS7WuOGyfNq+vpXRfoRydAOjE8c85qlAOVncN34Oi7Aa47YH7UXfyisXhp4 i/XWtoG8pNna18sSWEunXJ6P3GvQUwrccWRIUztsYSG3OqdAojsSLFzbfsF8h5+pyCQJ vd8w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from; bh=brKSBTRi0cgkKQIGUINbqUTq2SepIAHOnnKuFblPklY=; b=fswpj414YtmTvFN9m4uXfyqB7eD9wmk6TpH8AdQj8GCA/g+I2eLkq8BJPKUcyB9BjM qXRWMRn4sjiYJZRL1ImpfGVrUsU/l7LicJOhgw/1varcDWI0yjvNZ+Pl4ClSoDT6S1bj tcuSByHgQg39QAx6UCTkbk8J93hFTCwfwSF+FKm9UNZVjobqClay4e81vh8LwTl6RvLb aULGf7Vflo+YSFDzfRjE75c2NvluDjKAa05mDnfVJqodrtFZ6Ac46evu7CpFj2KScCb/ DUQTxWDeTRllG6Q6WzIqSmax+T8n59tfzBcw+glTtKhHiB65SCC52OMRfTQ2k5qgz5qw yjLg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=mediatek.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id u20si17394395edv.439.2021.08.23.23.29.23; Mon, 23 Aug 2021 23:29:47 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=mediatek.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230429AbhHXG2m (ORCPT + 99 others); Tue, 24 Aug 2021 02:28:42 -0400 Received: from mailgw01.mediatek.com ([60.244.123.138]:53326 "EHLO mailgw01.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S229854AbhHXG2i (ORCPT ); Tue, 24 Aug 2021 02:28:38 -0400 X-UUID: d6b05217e38f4be0a01df831c02c2830-20210824 X-UUID: d6b05217e38f4be0a01df831c02c2830-20210824 Received: from mtkmbs10n1.mediatek.inc [(172.21.101.34)] by mailgw01.mediatek.com (envelope-from ) (Generic MTA with TLSv1.2 ECDHE-RSA-AES256-GCM-SHA384 256/256) with ESMTP id 537937534; Tue, 24 Aug 2021 14:27:52 +0800 Received: from mtkcas07.mediatek.inc (172.21.101.84) by mtkmbs07n2.mediatek.inc (172.21.101.141) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Tue, 24 Aug 2021 14:27:51 +0800 Received: from localhost.localdomain (10.17.3.153) by mtkcas07.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Tue, 24 Aug 2021 14:27:50 +0800 From: Christine Zhu To: , , , CC: , , , , , , , Christine Zhu Subject: [RESEND v8,1/2] dt-bindings: reset: mt8195: add toprgu reset-controller header file Date: Tue, 24 Aug 2021 14:26:35 +0800 Message-ID: <20210824062633.14374-2-Christine.Zhu@mediatek.com> X-Mailer: git-send-email 2.18.0 In-Reply-To: <20210824062633.14374-1-Christine.Zhu@mediatek.com> References: <20210824062633.14374-1-Christine.Zhu@mediatek.com> MIME-Version: 1.0 Content-Type: text/plain X-MTK: N Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add toprgu reset-controller header file for MT8195 platform. Signed-off-by: Christine Zhu Acked-by: Rob Herring Reviewed-by: Guenter Roeck --- include/dt-bindings/reset/mt8195-resets.h | 29 +++++++++++++++++++++++ 1 file changed, 29 insertions(+) create mode 100644 include/dt-bindings/reset/mt8195-resets.h diff --git a/include/dt-bindings/reset/mt8195-resets.h b/include/dt-bindings/reset/mt8195-resets.h new file mode 100644 index 000000000000..a26bccc8b957 --- /dev/null +++ b/include/dt-bindings/reset/mt8195-resets.h @@ -0,0 +1,29 @@ +/* SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)*/ +/* + * Copyright (c) 2021 MediaTek Inc. + * Author: Christine Zhu + */ + +#ifndef _DT_BINDINGS_RESET_CONTROLLER_MT8195 +#define _DT_BINDINGS_RESET_CONTROLLER_MT8195 + +#define MT8195_TOPRGU_CONN_MCU_SW_RST 0 +#define MT8195_TOPRGU_INFRA_GRST_SW_RST 1 +#define MT8195_TOPRGU_APU_SW_RST 2 +#define MT8195_TOPRGU_INFRA_AO_GRST_SW_RST 6 +#define MT8195_TOPRGU_MMSYS_SW_RST 7 +#define MT8195_TOPRGU_MFG_SW_RST 8 +#define MT8195_TOPRGU_VENC_SW_RST 9 +#define MT8195_TOPRGU_VDEC_SW_RST 10 +#define MT8195_TOPRGU_IMG_SW_RST 11 +#define MT8195_TOPRGU_APMIXEDSYS_SW_RST 13 +#define MT8195_TOPRGU_AUDIO_SW_RST 14 +#define MT8195_TOPRGU_CAMSYS_SW_RST 15 +#define MT8195_TOPRGU_EDPTX_SW_RST 16 +#define MT8195_TOPRGU_ADSPSYS_SW_RST 21 +#define MT8195_TOPRGU_DPTX_SW_RST 22 +#define MT8195_TOPRGU_SPMI_MST_SW_RST 23 + +#define MT8195_TOPRGU_SW_RST_NUM 16 + +#endif /* _DT_BINDINGS_RESET_CONTROLLER_MT8195 */ -- 2.18.0