Received: by 2002:a05:6a10:1d13:0:0:0:0 with SMTP id pp19csp2871905pxb; Tue, 24 Aug 2021 09:31:40 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwnFkjMNkcB5/PWM4LeVTrspzkHjW/TGLViVk/NpIwDxbMHCVrrt0z4CGhMbRHWFIRxiw+2 X-Received: by 2002:a02:6995:: with SMTP id e143mr2202748jac.3.1629822700389; Tue, 24 Aug 2021 09:31:40 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1629822700; cv=none; d=google.com; s=arc-20160816; b=hppGWwiyTJqLxo3Dqy/caWgbq4QmpYgnfJeUHJ/jItrA5F5q4+g4E7jm9jFA4RoCeX Ol8SR4GFlw/k8xAZKjUc92Uf1FTxRBLnQxLtDWiRKfklakzocqBqNRXh7JgWZ3nGjKUc rObgBth5ttgc5n87i+ekHWEN3ImWD8zjqVmugRZI0+KYjZzklUuCncY9dlxXF+4z4mUa Z7Lz2DRNzhG9rOyRxnEEKLPpc99hf4Yded1rFetNJZ4H08HXWVwtRGXL8bfzl5S2V6xu R7Tyyk0tqdAUgT+MWDWpl7v6BrxY8Ay62dcWpbDvq2S7aL7vBejFf6+HlRZdcnvjd8lk LCaw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:in-reply-to:content-disposition:mime-version :references:message-id:subject:cc:to:from:date; bh=UAMDn0j43i6dI8zcwpTs5CQkZ0DBhONcHiPW2tfjSN4=; b=JNsfah/rzdEMkV44o6XLKICHYgEUYa2dfDr580No2Uy4usV6xbrB64H3oNHiS4bfeN mTQDM4L5xGFBpWnRU9cQcWZkGGCTxDKs1GIO7GTNU9Av1v9dforaPmJWaCcOVFMXiFiJ +g2uzRn0DFLrw5BzWtpojreY04GKl/DfxU8DIP5kVxtxX+DynVD3ZZG1BW+k2JXLSdnp mJ32LakkRfs5sen6AOoMp6wZ5VvVnJosXiZ2FJbThT2KkvB80NxK4XimdNezIdRgBg2L R+c/HNhK7XCl5Xrzzy5z/BUtTIN+wKv1IOqyGpvkS7ySVlRXx3DZw2X7sgCrxEyFr4r6 HxIg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id u4si16110595jak.106.2021.08.24.09.31.28; Tue, 24 Aug 2021 09:31:40 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230087AbhHXQan (ORCPT + 99 others); Tue, 24 Aug 2021 12:30:43 -0400 Received: from foss.arm.com ([217.140.110.172]:38020 "EHLO foss.arm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229557AbhHXQan (ORCPT ); Tue, 24 Aug 2021 12:30:43 -0400 Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.121.207.14]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id 965D731B; Tue, 24 Aug 2021 09:29:58 -0700 (PDT) Received: from C02TD0UTHF1T.local (unknown [10.57.90.204]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id 5710F3F766; Tue, 24 Aug 2021 09:29:56 -0700 (PDT) Date: Tue, 24 Aug 2021 17:29:53 +0100 From: Mark Rutland To: Marc Zyngier Cc: linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Daniel Lezcano , Thomas Gleixner , Peter Shier , Raghavendra Rao Ananta , Ricardo Koller , Oliver Upton , Will Deacon , Catalin Marinas , Linus Walleij , kernel-team@android.com Subject: Re: [PATCH 04/13] clocksource/arm_arch_timer: Move drop _tval from erratum function names Message-ID: <20210824162953.GI96738@C02TD0UTHF1T.local> References: <20210809152651.2297337-1-maz@kernel.org> <20210809152651.2297337-5-maz@kernel.org> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20210809152651.2297337-5-maz@kernel.org> Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Mon, Aug 09, 2021 at 04:26:42PM +0100, Marc Zyngier wrote: > The '_tval' name in the erratum handling function names doesn't > make much sense anymore (and they were using CVAL the first place). > > Drop the _tval tag. > > Signed-off-by: Marc Zyngier Looks good, builds cleanly, and boots fine on both arm/arm64: Reviewed-by: Mark Rutland Tested-by: Mark Rutland Mark. > --- > drivers/clocksource/arm_arch_timer.c | 26 +++++++++++++------------- > 1 file changed, 13 insertions(+), 13 deletions(-) > > diff --git a/drivers/clocksource/arm_arch_timer.c b/drivers/clocksource/arm_arch_timer.c > index 898a07dc01cd..160464f75017 100644 > --- a/drivers/clocksource/arm_arch_timer.c > +++ b/drivers/clocksource/arm_arch_timer.c > @@ -371,7 +371,7 @@ EXPORT_SYMBOL_GPL(timer_unstable_counter_workaround); > > static atomic_t timer_unstable_counter_workaround_in_use = ATOMIC_INIT(0); > > -static void erratum_set_next_event_tval_generic(const int access, unsigned long evt, > +static void erratum_set_next_event_generic(const int access, unsigned long evt, > struct clock_event_device *clk) > { > unsigned long ctrl; > @@ -392,17 +392,17 @@ static void erratum_set_next_event_tval_generic(const int access, unsigned long > arch_timer_reg_write(access, ARCH_TIMER_REG_CTRL, ctrl, clk); > } > > -static __maybe_unused int erratum_set_next_event_tval_virt(unsigned long evt, > +static __maybe_unused int erratum_set_next_event_virt(unsigned long evt, > struct clock_event_device *clk) > { > - erratum_set_next_event_tval_generic(ARCH_TIMER_VIRT_ACCESS, evt, clk); > + erratum_set_next_event_generic(ARCH_TIMER_VIRT_ACCESS, evt, clk); > return 0; > } > > -static __maybe_unused int erratum_set_next_event_tval_phys(unsigned long evt, > +static __maybe_unused int erratum_set_next_event_phys(unsigned long evt, > struct clock_event_device *clk) > { > - erratum_set_next_event_tval_generic(ARCH_TIMER_PHYS_ACCESS, evt, clk); > + erratum_set_next_event_generic(ARCH_TIMER_PHYS_ACCESS, evt, clk); > return 0; > } > > @@ -414,8 +414,8 @@ static const struct arch_timer_erratum_workaround ool_workarounds[] = { > .desc = "Freescale erratum a005858", > .read_cntpct_el0 = fsl_a008585_read_cntpct_el0, > .read_cntvct_el0 = fsl_a008585_read_cntvct_el0, > - .set_next_event_phys = erratum_set_next_event_tval_phys, > - .set_next_event_virt = erratum_set_next_event_tval_virt, > + .set_next_event_phys = erratum_set_next_event_phys, > + .set_next_event_virt = erratum_set_next_event_virt, > }, > #endif > #ifdef CONFIG_HISILICON_ERRATUM_161010101 > @@ -425,8 +425,8 @@ static const struct arch_timer_erratum_workaround ool_workarounds[] = { > .desc = "HiSilicon erratum 161010101", > .read_cntpct_el0 = hisi_161010101_read_cntpct_el0, > .read_cntvct_el0 = hisi_161010101_read_cntvct_el0, > - .set_next_event_phys = erratum_set_next_event_tval_phys, > - .set_next_event_virt = erratum_set_next_event_tval_virt, > + .set_next_event_phys = erratum_set_next_event_phys, > + .set_next_event_virt = erratum_set_next_event_virt, > }, > { > .match_type = ate_match_acpi_oem_info, > @@ -434,8 +434,8 @@ static const struct arch_timer_erratum_workaround ool_workarounds[] = { > .desc = "HiSilicon erratum 161010101", > .read_cntpct_el0 = hisi_161010101_read_cntpct_el0, > .read_cntvct_el0 = hisi_161010101_read_cntvct_el0, > - .set_next_event_phys = erratum_set_next_event_tval_phys, > - .set_next_event_virt = erratum_set_next_event_tval_virt, > + .set_next_event_phys = erratum_set_next_event_phys, > + .set_next_event_virt = erratum_set_next_event_virt, > }, > #endif > #ifdef CONFIG_ARM64_ERRATUM_858921 > @@ -454,8 +454,8 @@ static const struct arch_timer_erratum_workaround ool_workarounds[] = { > .desc = "Allwinner erratum UNKNOWN1", > .read_cntpct_el0 = sun50i_a64_read_cntpct_el0, > .read_cntvct_el0 = sun50i_a64_read_cntvct_el0, > - .set_next_event_phys = erratum_set_next_event_tval_phys, > - .set_next_event_virt = erratum_set_next_event_tval_virt, > + .set_next_event_phys = erratum_set_next_event_phys, > + .set_next_event_virt = erratum_set_next_event_virt, > }, > #endif > #ifdef CONFIG_ARM64_ERRATUM_1418040 > -- > 2.30.2 >