Received: by 2002:a05:6a10:1d13:0:0:0:0 with SMTP id pp19csp2915932pxb; Tue, 24 Aug 2021 10:30:59 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzPVq9ICAF38+zLYZzyTwzagWaba9QFIqVSuR+J2S9Cczn12S+NU8J21btuebj6pRpS3nsu X-Received: by 2002:a05:6602:3404:: with SMTP id n4mr9095072ioz.45.1629826259215; Tue, 24 Aug 2021 10:30:59 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1629826259; cv=none; d=google.com; s=arc-20160816; b=NntgxDX4WxLceVILviQMXhLwI9eunbmD+H0cEREHKq09rHdrSDyy3Mcd3QVPGVnkCi U/0xpWUom6bo7YnTgqwL/C9KJn4Ig0nIdDXWWCJeH8pRbC0VBhCrVtvJAwUYUrmeqa5c HfVdrbBFUBPy8Zk0Yv8eshmJxok095us60Ls+XFhXbBh9kCHFeJbXg0RxJ9lkRM6Kqq4 4ThwuUtVPXK8vRPAm6UvbfMy7hhIFcBxImBYJ+oM7oIMAvv7KjbBwgueTmpfl0Z7DzJN qqhQFnQwTu/N2AnrU7Z9SGFXyD6KBJRwhVlbv10tf9tsJ94HfqaCkNvSUQ1Rtzt9f2Ks T4ng== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=Emt2NM+mR3xStd7siofg+e93t6eH8l/Mmr2NDyeqtJc=; b=riUugYC5Dhv/OW2KPfKZeTDNaWy59h+f6pioSYdIzwwnuyR9TTBUYHhS9yFjePbNt3 gG7yMzxE2/2LoaRyKlmd15QQYzg4+iGufhmGBbSP2vFTBHKdswW2XNPcgK7U8PPQe+bV ghxwmh4g2MD6au5Nfsuz028zfKuebppofdWcwdty7hUVpS+B15kYqE2vcZG9oJ/CF4XL jk9XXBRwV3T7jG16YCVsuoHH2pUcSd7Wbi4me8myt6Q5N0yU9SlSLkAz90pYz7aP9ASr yl3lLNmmDAkWCZobRveCLWHpy0mO9lPQ9Zp6dH4Cv/kEDV4C3i29b4mMjuag7YEQ7iue 7Chg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=VaNnWLR9; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id x22si9999366iow.31.2021.08.24.10.30.46; Tue, 24 Aug 2021 10:30:59 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=VaNnWLR9; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S239618AbhHXRad (ORCPT + 99 others); Tue, 24 Aug 2021 13:30:33 -0400 Received: from mail.kernel.org ([198.145.29.99]:35158 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S240133AbhHXR2T (ORCPT ); Tue, 24 Aug 2021 13:28:19 -0400 Received: by mail.kernel.org (Postfix) with ESMTPSA id 9EE9E61B55; Tue, 24 Aug 2021 17:05:18 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1629824719; bh=cddoHcn75j6YmPtP5Yfx2GId0y1i9VeG1o2dAxIliRU=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=VaNnWLR9DskAHX3JrMUl/elsfWvueq0AcABmSEqXCZmcRRH9nfyI+5nUyCSEjX45l jO/3lU2NOC77sM5y0GZ3X/FunRRmxe20IpdeUR3c7BFsWJjlwIQ3hTNl5RErv0MWLl A8Z0sYWXPjNRKwCJqsRZZu3X8Upqtb7B5T/By9bmmFSeHHQ+xdemrMgkNE5dV1x+4D 6a2oVot7whWna9zBTTnNnlPehQUlbfZQRD8BuPSr/NTA1m2XBeAuamU74Zqqov3JFf s3VT4dOt1pMjQaUqL3sUkZQgU2p+TzoNxEOE3tHSg/Jyg8GARDebjfFnVxGiNMFqmv C1M1vLqFdz5uQ== From: Sasha Levin To: linux-kernel@vger.kernel.org, stable@vger.kernel.org Cc: Thomas Gleixner , Marc Zyngier , Ashok Raj , Bjorn Helgaas , Greg Kroah-Hartman Subject: [PATCH 4.14 21/64] PCI/MSI: Enable and mask MSI-X early Date: Tue, 24 Aug 2021 13:04:14 -0400 Message-Id: <20210824170457.710623-22-sashal@kernel.org> X-Mailer: git-send-email 2.30.2 In-Reply-To: <20210824170457.710623-1-sashal@kernel.org> References: <20210824170457.710623-1-sashal@kernel.org> MIME-Version: 1.0 X-KernelTest-Patch: http://kernel.org/pub/linux/kernel/v4.x/stable-review/patch-4.14.245-rc1.gz X-KernelTest-Tree: git://git.kernel.org/pub/scm/linux/kernel/git/stable/linux-stable-rc.git X-KernelTest-Branch: linux-4.14.y X-KernelTest-Patches: git://git.kernel.org/pub/scm/linux/kernel/git/stable/stable-queue.git X-KernelTest-Version: 4.14.245-rc1 X-KernelTest-Deadline: 2021-08-26T17:04+00:00 X-stable: review X-Patchwork-Hint: Ignore Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Thomas Gleixner commit 438553958ba19296663c6d6583d208dfb6792830 upstream. The ordering of MSI-X enable in hardware is dysfunctional: 1) MSI-X is disabled in the control register 2) Various setup functions 3) pci_msi_setup_msi_irqs() is invoked which ends up accessing the MSI-X table entries 4) MSI-X is enabled and masked in the control register with the comment that enabling is required for some hardware to access the MSI-X table Step #4 obviously contradicts #3. The history of this is an issue with the NIU hardware. When #4 was introduced the table access actually happened in msix_program_entries() which was invoked after enabling and masking MSI-X. This was changed in commit d71d6432e105 ("PCI/MSI: Kill redundant call of irq_set_msi_desc() for MSI-X interrupts") which removed the table write from msix_program_entries(). Interestingly enough nobody noticed and either NIU still works or it did not get any testing with a kernel 3.19 or later. Nevertheless this is inconsistent and there is no reason why MSI-X can't be enabled and masked in the control register early on, i.e. move step #4 above to step #1. This preserves the NIU workaround and has no side effects on other hardware. Fixes: d71d6432e105 ("PCI/MSI: Kill redundant call of irq_set_msi_desc() for MSI-X interrupts") Signed-off-by: Thomas Gleixner Tested-by: Marc Zyngier Reviewed-by: Ashok Raj Reviewed-by: Marc Zyngier Acked-by: Bjorn Helgaas Cc: stable@vger.kernel.org Link: https://lore.kernel.org/r/20210729222542.344136412@linutronix.de Signed-off-by: Greg Kroah-Hartman --- drivers/pci/msi.c | 28 +++++++++++++++------------- 1 file changed, 15 insertions(+), 13 deletions(-) diff --git a/drivers/pci/msi.c b/drivers/pci/msi.c index 2a203055b16e..2c7766c87a4d 100644 --- a/drivers/pci/msi.c +++ b/drivers/pci/msi.c @@ -743,18 +743,25 @@ static int msix_capability_init(struct pci_dev *dev, struct msix_entry *entries, u16 control; void __iomem *base; - /* Ensure MSI-X is disabled while it is set up */ - pci_msix_clear_and_set_ctrl(dev, PCI_MSIX_FLAGS_ENABLE, 0); + /* + * Some devices require MSI-X to be enabled before the MSI-X + * registers can be accessed. Mask all the vectors to prevent + * interrupts coming in before they're fully set up. + */ + pci_msix_clear_and_set_ctrl(dev, 0, PCI_MSIX_FLAGS_MASKALL | + PCI_MSIX_FLAGS_ENABLE); pci_read_config_word(dev, dev->msix_cap + PCI_MSIX_FLAGS, &control); /* Request & Map MSI-X table region */ base = msix_map_region(dev, msix_table_size(control)); - if (!base) - return -ENOMEM; + if (!base) { + ret = -ENOMEM; + goto out_disable; + } ret = msix_setup_entries(dev, base, entries, nvec, affd); if (ret) - return ret; + goto out_disable; ret = pci_msi_setup_msi_irqs(dev, nvec, PCI_CAP_ID_MSIX); if (ret) @@ -765,14 +772,6 @@ static int msix_capability_init(struct pci_dev *dev, struct msix_entry *entries, if (ret) goto out_free; - /* - * Some devices require MSI-X to be enabled before we can touch the - * MSI-X registers. We need to mask all the vectors to prevent - * interrupts coming in before they're fully set up. - */ - pci_msix_clear_and_set_ctrl(dev, 0, - PCI_MSIX_FLAGS_MASKALL | PCI_MSIX_FLAGS_ENABLE); - msix_program_entries(dev, entries); ret = populate_msi_sysfs(dev); @@ -807,6 +806,9 @@ out_avail: out_free: free_msi_irqs(dev); +out_disable: + pci_msix_clear_and_set_ctrl(dev, PCI_MSIX_FLAGS_ENABLE, 0); + return ret; } -- 2.30.2