Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18;
MIME-Version: 1.0
References: <8c78625f08c16385a4798e0a62d20df7491ac00e.1628244860.git.michal.simek@xilinx.com>
In-Reply-To: <8c78625f08c16385a4798e0a62d20df7491ac00e.1628244860.git.michal.simek@xilinx.com>
From:   Michal Simek <monstr@monstr.eu>
Date:   Wed, 25 Aug 2021 08:22:27 +0200
Message-ID: <CAHTX3dJUH_DEKsLYNO0Z2StOBcnD5qynraJz_JLY_q_W6-nTTw@mail.gmail.com>
Subject: Re: [PATCH] arm64: zynqmp: Wire psgtr for zc1751-xm013
To:     LKML <linux-kernel@vger.kernel.org>,
        Michal Simek <monstr@monstr.eu>, git <git@xilinx.com>
Cc:     Rob Herring <robh+dt@kernel.org>,
        DTML <devicetree@vger.kernel.org>,
        linux-arm <linux-arm-kernel@lists.infradead.org>
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
Precedence: bulk

p=C3=A1 6. 8. 2021 v 12:14 odes=C3=ADlatel Michal Simek <michal.simek@xilin=
x.com> napsal:
>
> Add psgtr description for SATA and USB.
>
> Signed-off-by: Michal Simek <michal.simek@xilinx.com>
> ---
>
> Based on https://lore.kernel.org/r/cover.1628244703.git.michal.simek@xili=
nx.com
> ---
>  .../dts/xilinx/zynqmp-zc1751-xm017-dc3.dts    | 26 +++++++++++++++++++
>  1 file changed, 26 insertions(+)
>
> diff --git a/arch/arm64/boot/dts/xilinx/zynqmp-zc1751-xm017-dc3.dts b/arc=
h/arm64/boot/dts/xilinx/zynqmp-zc1751-xm017-dc3.dts
> index 4394ec3b6a23..381cc682cef9 100644
> --- a/arch/arm64/boot/dts/xilinx/zynqmp-zc1751-xm017-dc3.dts
> +++ b/arch/arm64/boot/dts/xilinx/zynqmp-zc1751-xm017-dc3.dts
> @@ -11,6 +11,7 @@
>
>  #include "zynqmp.dtsi"
>  #include "zynqmp-clk-ccf.dtsi"
> +#include <dt-bindings/phy/phy.h>
>
>  / {
>         model =3D "ZynqMP zc1751-xm017-dc3 RevA";
> @@ -37,6 +38,18 @@ memory@0 {
>                 device_type =3D "memory";
>                 reg =3D <0x0 0x0 0x0 0x80000000>, <0x8 0x00000000 0x0 0x8=
0000000>;
>         };
> +
> +       clock_si5338_2: clk26 {
> +               compatible =3D "fixed-clock";
> +               #clock-cells =3D <0>;
> +               clock-frequency =3D <26000000>;
> +       };
> +
> +       clock_si5338_3: clk125 {
> +               compatible =3D "fixed-clock";
> +               #clock-cells =3D <0>;
> +               clock-frequency =3D <125000000>;
> +       };
>  };
>
>  &fpd_dma_chan1 {
> @@ -116,6 +129,13 @@ &nand0 {
>         num-cs =3D <2>;
>  };
>
> +&psgtr {
> +       status =3D "okay";
> +       /* usb3, sata */
> +       clocks =3D <&clock_si5338_2>, <&clock_si5338_3>;
> +       clock-names =3D "ref2", "ref3";
> +};
> +
>  &rtc {
>         status =3D "okay";
>  };
> @@ -131,6 +151,8 @@ &sata {
>         ceva,p1-comwake-params =3D /bits/ 8 <0x06 0x19 0x08 0x0E>;
>         ceva,p1-burst-params =3D /bits/ 8 <0x13 0x08 0x4A 0x06>;
>         ceva,p1-retry-params =3D /bits/ 16 <0x96A4 0x3FFC>;
> +       phy-names =3D "sata-phy";
> +       phys =3D <&psgtr 2 PHY_TYPE_SATA 0 3>;
>  };
>
>  &sdhci1 { /* emmc with some settings */
> @@ -149,6 +171,8 @@ &uart1 {
>
>  &usb0 {
>         status =3D "okay";
> +       phy-names =3D "usb3-phy";
> +       phys =3D <&psgtr 0 PHY_TYPE_USB3 0 2>;
>  };
>
>  &dwc3_0 {
> @@ -161,6 +185,8 @@ &dwc3_0 {
>  /* ULPI SMSC USB3320 */
>  &usb1 {
>         status =3D "okay";
> +       phy-names =3D "usb3-phy";
> +       phys =3D <&psgtr 3 PHY_TYPE_USB3 1 2>;
>  };
>
>  &dwc3_1 {
> --
> 2.32.0
>

Applied.
M

--=20
Michal Simek, Ing. (M.Eng), OpenPGP -> KeyID: FE3D1F91
w: www.monstr.eu p: +42-0-721842854
Maintainer of Linux kernel - Xilinx Microblaze
Maintainer of Linux kernel - Xilinx Zynq ARM and ZynqMP ARM64 SoCs
U-Boot custodian - Xilinx Microblaze/Zynq/ZynqMP/Versal SoCs