Received: by 2002:a05:6a10:1d13:0:0:0:0 with SMTP id pp19csp292501pxb; Wed, 25 Aug 2021 03:29:12 -0700 (PDT) X-Google-Smtp-Source: ABdhPJz38KaSeOcxdTa/ucYkysCeKybEdWhgxJieEMPb7Lvb/iAKUEROQkDxy6m6um+xge5PGpbi X-Received: by 2002:a17:906:63ca:: with SMTP id u10mr44652723ejk.411.1629887352165; Wed, 25 Aug 2021 03:29:12 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1629887352; cv=none; d=google.com; s=arc-20160816; b=AyWaanCEQf6yM/7zs0OBMDpMqhT+xEbEYNdIf+BbeEsBVQaPcKT5uKSoS6lFZtxYTG AzfxILvDcbUHUfQLM9hw5O+uGDCxjYjRohFk8PLyomH92oEs5jhfPy5DmYZZaup2iwE8 DohJG5JCoyNzTYf19k2Bx5nkbWQvxiC2Ggtu68a76QiaoMlR4gJp6NCZDlWdAY2jbsfa d8pw92ASEwDZpkp9KewIG24k+Kk6YAxd1tNd1vgw5WqKoXXMVCdXsmyEi3Y6D61hOasm Sn+1aWzkSJWJSeY095Vobc/YQq1toIZHwxqR1f5ivAFvJ/8v+zaJmUNSPr94MBGGMhEc H7jw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=QwEZO9dOVyS+ExF7c1Rddchdqhl7WNXOS4tc+hfQZk4=; b=kVfeH40wOS8PfMqra9SSWyMEvad0BbWgk+t1VrWBK+QbrzFCjER2pXmKD1fIcW1Fhk ACC9+IuDaZzuGDOtZF0PHbQV9FUdhwagRnyiFcV7VCCqeP/0Eys9FYTMTnzOVeRI8JSy ZsgH394+bae+lUZQTEauKre9nbckjHD0ZpvQHS1YPTO1nY/5qNQLTVoeXgJzG0DSNdQM UrczRUMQizoiPAY0OCCvL8csaLxaZFJi0HyB9+4597uCKSF9XyEYa2lXg9JIGAAYOpck 0uRkte+hBD+MaBq+SuItk5OK0bcRw4nhXguUFnoWaj/TXCinWabVXpKHn7plZoGz6hMn uL8w== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=collabora.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id w6si21302109ede.365.2021.08.25.03.28.47; Wed, 25 Aug 2021 03:29:12 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=collabora.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S240089AbhHYK1h (ORCPT + 99 others); Wed, 25 Aug 2021 06:27:37 -0400 Received: from bhuna.collabora.co.uk ([46.235.227.227]:48080 "EHLO bhuna.collabora.co.uk" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S239982AbhHYK13 (ORCPT ); Wed, 25 Aug 2021 06:27:29 -0400 Received: from [127.0.0.1] (localhost [127.0.0.1]) (Authenticated sender: eballetbo) with ESMTPSA id B4DEC1F4370D From: Enric Balletbo i Serra To: linux-kernel@vger.kernel.org Cc: matthias.bgg@gmail.com, hsinyi@chromium.org, linux-mediatek@lists.infradead.org, jitao.shi@mediatek.com, eizan@chromium.org, drinkcat@chromium.org, chunkuang.hu@kernel.org, kernel@collabora.com, Rob Herring , Daniel Vetter , David Airlie , Philipp Zabel , Rob Herring , devicetree@vger.kernel.org, dri-devel@lists.freedesktop.org, linux-arm-kernel@lists.infradead.org Subject: [PATCH v3 3/7] dt-bindings: display: mediatek: add dsi reset optional property Date: Wed, 25 Aug 2021 12:26:28 +0200 Message-Id: <20210825122613.v3.3.Ifec72a83f224b62f24cfc967edfe78c5d276b2e3@changeid> X-Mailer: git-send-email 2.30.2 In-Reply-To: <20210825102632.601614-1-enric.balletbo@collabora.com> References: <20210825102632.601614-1-enric.balletbo@collabora.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Update device tree binding documentation for the dsi to add the optional property to reset the dsi controller. Signed-off-by: Enric Balletbo i Serra Acked-by: Rob Herring --- (no changes since v2) Changes in v2: - Added a new patch to describe the dsi reset optional property. .../devicetree/bindings/display/mediatek/mediatek,dsi.txt | 6 ++++++ 1 file changed, 6 insertions(+) diff --git a/Documentation/devicetree/bindings/display/mediatek/mediatek,dsi.txt b/Documentation/devicetree/bindings/display/mediatek/mediatek,dsi.txt index 8238a86686be..3209b700ded6 100644 --- a/Documentation/devicetree/bindings/display/mediatek/mediatek,dsi.txt +++ b/Documentation/devicetree/bindings/display/mediatek/mediatek,dsi.txt @@ -19,6 +19,11 @@ Required properties: Documentation/devicetree/bindings/graph.txt. This port should be connected to the input port of an attached DSI panel or DSI-to-eDP encoder chip. +Optional properties: +- resets: list of phandle + reset specifier pair, as described in [1]. + +[1] Documentation/devicetree/bindings/reset/reset.txt + MIPI TX Configuration Module ============================ @@ -45,6 +50,7 @@ dsi0: dsi@1401b000 { clocks = <&mmsys MM_DSI0_ENGINE>, <&mmsys MM_DSI0_DIGITAL>, <&mipi_tx0>; clock-names = "engine", "digital", "hs"; + resets = <&mmsys MT8173_MMSYS_SW0_RST_B_DISP_DSI0>; phys = <&mipi_tx0>; phy-names = "dphy"; -- 2.30.2