Received: by 2002:a05:6a10:1d13:0:0:0:0 with SMTP id pp19csp419496pxb; Thu, 26 Aug 2021 06:18:31 -0700 (PDT) X-Google-Smtp-Source: ABdhPJyvI+bCJeD9nC3GnmW35sLl2UXiBbDLOUwNPAHfjEoarZVx71Z72BagLOqdylHFtJX5FzQ/ X-Received: by 2002:a5d:9b8b:: with SMTP id r11mr3045902iom.26.1629983911020; Thu, 26 Aug 2021 06:18:31 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1629983911; cv=none; d=google.com; s=arc-20160816; b=DmQnjbRP04u5q7MeBNN24UQJav/RP2t2fqKaV2L/7tR+sBalQASkpHGkD/rChwdf73 2tpJUfNney1EWYOspOHAhAHU9hjM8lIXUTK55Vg21gBdoXmq83QZ8h7Cm2FBHQTBCBmz UQuQVx40tM15lTu3P0kor84hWx42mbi4vu6hVe4TfjlMY6M3+VqdS1YBajbaFzcgexk6 SdGNWmsYdcXAlmd+vdwHtbsRkRt4JKylcjfyEvCbxA4eU9dFEOQab2uCuybRyGk2MBQW T1og9WAFRxbezhuK1xY8+lEvwP+QEbe/NYGVySppKEXGDse0rG1Z6VKa1wZAaqZu10HT Ewhg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:message-id:date:subject:cc:to:from; bh=rLGsy2DR1NquB/QccGWsooK00YfdmbzRWtNWnl0NnwE=; b=Igd5we8gSKkYrVZrdam0EYnpXNFP0be3TS1a0PI4eQwr+1ErOgpFNU+xNUkQcTsQEH pYUFUb7HSovvVdbPZhErZDeb4v9eV78OTd/931f5ntrtwIRnlJxIQA2xKH0BNwVV5HGX 5z2CmG20zJFiimSXDOrL08CnATfkkfjRMiH+vAl72CNzoaEteOmkkp1dog+05xLK5B4v Y8PC8yErCHpcNycA7t+Xk+1R0GO7EFqhhKIcJhB+oMjdDt3T661swUqs7yF9g36dvWvB oqMPM45vTmj8yV5pZfXCtY8IvFvzN6/z9S6tDqFWfo6iGhPeievoTNJsGsQFYxyt7ezj rAnQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id d8si2944804ila.45.2021.08.26.06.18.18; Thu, 26 Aug 2021 06:18:31 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S242718AbhHZNRS (ORCPT + 99 others); Thu, 26 Aug 2021 09:17:18 -0400 Received: from alexa-out.qualcomm.com ([129.46.98.28]:34909 "EHLO alexa-out.qualcomm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S242691AbhHZNRD (ORCPT ); Thu, 26 Aug 2021 09:17:03 -0400 Received: from ironmsg-lv-alpha.qualcomm.com ([10.47.202.13]) by alexa-out.qualcomm.com with ESMTP; 26 Aug 2021 06:16:16 -0700 X-QCInternal: smtphost Received: from ironmsg02-blr.qualcomm.com ([10.86.208.131]) by ironmsg-lv-alpha.qualcomm.com with ESMTP/TLS/AES256-SHA; 26 Aug 2021 06:16:14 -0700 X-QCInternal: smtphost Received: from rajpat-linux.qualcomm.com ([10.206.21.0]) by ironmsg02-blr.qualcomm.com with ESMTP; 26 Aug 2021 18:45:39 +0530 Received: by rajpat-linux.qualcomm.com (Postfix, from userid 2344945) id 0577421288; Thu, 26 Aug 2021 18:45:39 +0530 (IST) From: Rajesh Patil To: Andy Gross , Bjorn Andersson , Rob Herring Cc: linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, rnayak@codeaurora.org, saiprakash.ranjan@codeaurora.org, msavaliy@qti.qualcomm.com, skakit@codeaurora.org, sboyd@kernel.org, Rajesh Patil Subject: [PATCH V6 0/7] Add QSPI and QUPv3 DT nodes for SC7280 SoC Date: Thu, 26 Aug 2021 18:45:24 +0530 Message-Id: <1629983731-10595-1-git-send-email-rajpat@codeaurora.org> X-Mailer: git-send-email 2.7.4 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Changes in V6: - As per Matthias' comments, 1. Squashed "Update QUPv3 UART5 DT node" and "Configure debug uart for sc7280-idp" 2. Moved qup_opp_table from /soc to / 3. Changed convention "clocks" followed by "clock-names" - As per Doug comments, added aliases for i2c and spi Changes in V5: - As per Matthias' comments, I've split the patches as below: 1. Add QSPI node 2. Configure SPI-NOR FLASH for sc7280-idp 3. Add QUPv3 wrapper_0 nodes 4. Update QUPv3 UART5 DT node 5. Configure debug uart for sc7280-idp 6. Configure uart7 to support bluetooth on sc7280-idp 7. Add QUPv3 wrapper_1 nodes Changes in V4: - As per Stephen's comment updated spi-max-frequency to 37.5MHz, moved qspi_opp_table from /soc to / (root). - As per Bjorn's comment, added QUP Wrapper_0 nodes as separate patch and debug-uart node as separate patch. - Dropped interconnect votes for wrapper_0 and wrapper_1 node - Corrected QUP Wrapper_1 SE node's pin control functions like below QUP Wrapper_0: SE0-SE7 uses qup00 - qup07 pin-cntrl functions. QUP Wrapper_1: SE0-SE7 uses qup10 - qup17 pin-cntrl functions. Changes in V3: - Broken the huge V2 patch into 3 smaller patches. 1. QSPI DT nodes 2. QUP wrapper_0 DT nodes 3. QUP wrapper_1 DT nodes Changes in V2: - As per Doug's comments removed pinmux/pinconf subnodes. - As per Doug's comments split of SPI, UART nodes has been done. - Moved QSPI node before aps_smmu as per the order. Rajesh Patil (3): arm64: dts: sc7280: Configure SPI-NOR FLASH for sc7280-idp arm64: dts: sc7280: Configure uart7 to support bluetooth on sc7280-idp arm64: dts: sc7280: Add aliases for I2C and SPI Roja Rani Yarubandi (4): arm64: dts: sc7280: Add QSPI node arm64: dts: sc7280: Add QUPv3 wrapper_0 nodes arm64: dts: sc7280: Update QUPv3 UART5 DT node arm64: dts: sc7280: Add QUPv3 wrapper_1 nodes arch/arm64/boot/dts/qcom/sc7280-idp.dtsi | 129 +- arch/arm64/boot/dts/qcom/sc7280.dtsi | 3197 ++++++++++++++++++++++-------- 2 files changed, 2511 insertions(+), 815 deletions(-) -- QUALCOMM INDIA, on behalf of Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum, hosted by The Linux Foundation