Received: by 2002:a05:6a10:1d13:0:0:0:0 with SMTP id pp19csp419822pxb; Thu, 26 Aug 2021 06:18:52 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxtLKNc4vJi3Qsyh3BjnwrwoF9B6lSl6ASFvWOX9vQtEwGUKaUjZtT5vdbWTGu7dbzH6jKh X-Received: by 2002:aa7:db8b:: with SMTP id u11mr4169296edt.362.1629983931765; Thu, 26 Aug 2021 06:18:51 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1629983931; cv=none; d=google.com; s=arc-20160816; b=NUxXaY4pRjlMbakTJ78aFr4hGh+laX4i5hn6kEikWCJuNw0FP9z9AC1XprrRnJycRo UJBhdPHfoScfX5S0q7whYv0Z9y9ZGJFal+wPdeu0pwM17Pp53IXtvy0g0KU5ADDbiLor cvcqy3NnJ2OqDQpbyotJU8qB1jWjVRS857H1ZvCXEEQRGHQTwB+YzwFSEUkM5vyD7/vh tu2TJhbLD+EZSZrTBW/EOkGyfUEQwR5MUzoLWL73W1AMEasDJr7+cbog2id1jLf0aNJX vHy8UlP3qdGgRMLBIU4qj/3PdXbLGpgTi59aDqgT2rJEXD7oKsdHikknVamIS2qTMGiN 66Sw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:references:in-reply-to:message-id:date:subject :cc:to:from; bh=tkl5NmKRVlZ+ROdcnQaXcg8Ev6ysleq24vNeZxMtIDA=; b=WRTRg0TwWfWHTifMTqUnY/Tokz4uHJkZvo9gGNhLRy77xOhGjzDm1QhNzrQy0fRV0Q Z2H95JBMEXQrMo7crsqu0wx1mNjZp3JYrJMvmIC3h2cJdp3fbOMGJ1gA3pdf1n7oRvYA BryzEqRqwzenunWf0HI79H5dellMboHVGtfLR+u0Hjfptp4uH8Hb/XYgWxaSffOX10WP WYCVcu/3oDBjH0gLGGVpUZ5WHTiXsnTNjZMZdKgeGSZzPzJ5H5EOX4UA4CbAmxFrR/H9 u9fV9+/ZI3wLYW/gDh+UlzVP1zUA10+u3gi9HCtl8N2aUbYi3f/SRpq38Dzy3JfBfOu8 CxCQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id z19si3732860edq.516.2021.08.26.06.18.15; Thu, 26 Aug 2021 06:18:51 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S242671AbhHZNRA (ORCPT + 99 others); Thu, 26 Aug 2021 09:17:00 -0400 Received: from alexa-out.qualcomm.com ([129.46.98.28]:31855 "EHLO alexa-out.qualcomm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S242642AbhHZNQ7 (ORCPT ); Thu, 26 Aug 2021 09:16:59 -0400 Received: from ironmsg-lv-alpha.qualcomm.com ([10.47.202.13]) by alexa-out.qualcomm.com with ESMTP; 26 Aug 2021 06:16:13 -0700 X-QCInternal: smtphost Received: from ironmsg02-blr.qualcomm.com ([10.86.208.131]) by ironmsg-lv-alpha.qualcomm.com with ESMTP/TLS/AES256-SHA; 26 Aug 2021 06:16:11 -0700 X-QCInternal: smtphost Received: from rajpat-linux.qualcomm.com ([10.206.21.0]) by ironmsg02-blr.qualcomm.com with ESMTP; 26 Aug 2021 18:45:43 +0530 Received: by rajpat-linux.qualcomm.com (Postfix, from userid 2344945) id C860121288; Thu, 26 Aug 2021 18:45:43 +0530 (IST) From: Rajesh Patil To: Andy Gross , Bjorn Andersson , Rob Herring Cc: linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, rnayak@codeaurora.org, saiprakash.ranjan@codeaurora.org, msavaliy@qti.qualcomm.com, skakit@codeaurora.org, sboyd@kernel.org, Rajesh Patil Subject: [PATCH V6 2/7] arm64: dts: sc7280: Configure SPI-NOR FLASH for sc7280-idp Date: Thu, 26 Aug 2021 18:45:26 +0530 Message-Id: <1629983731-10595-3-git-send-email-rajpat@codeaurora.org> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1629983731-10595-1-git-send-email-rajpat@codeaurora.org> References: <1629983731-10595-1-git-send-email-rajpat@codeaurora.org> Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add spi-nor flash node and pinctrl configurations for the SC7280 IDP. Signed-off-by: Rajesh Patil Reviewed-by: Matthias Kaehlcke --- arch/arm64/boot/dts/qcom/sc7280-idp.dtsi | 27 +++++++++++++++++++++++++++ 1 file changed, 27 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/sc7280-idp.dtsi b/arch/arm64/boot/dts/qcom/sc7280-idp.dtsi index 371a2a9..c41c2d0 100644 --- a/arch/arm64/boot/dts/qcom/sc7280-idp.dtsi +++ b/arch/arm64/boot/dts/qcom/sc7280-idp.dtsi @@ -207,6 +207,20 @@ }; }; +&qspi { + status = "okay"; + pinctrl-names = "default"; + pinctrl-0 = <&qspi_clk>, <&qspi_cs0>, <&qspi_data01>; + + flash@0 { + compatible = "jedec,spi-nor"; + reg = <0>; + spi-max-frequency = <37500000>; + spi-tx-bus-width = <2>; + spi-rx-bus-width = <2>; + }; +}; + &qupv3_id_0 { status = "okay"; }; @@ -284,6 +298,19 @@ /* PINCTRL - additions to nodes defined in sc7280.dtsi */ +&qspi_cs0 { + bias-disable; +}; + +&qspi_clk { + bias-disable; +}; + +&qspi_data01 { + /* High-Z when no transfers; nice to park the lines */ + bias-pull-up; +}; + &qup_uart5_default { tx { pins = "gpio46"; -- QUALCOMM INDIA, on behalf of Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum, hosted by The Linux Foundation