Received: by 2002:a05:6a10:1d13:0:0:0:0 with SMTP id pp19csp2248947pxb; Sat, 28 Aug 2021 08:50:30 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxjBwg7UxadY7OOR/z6KulbjhZkIR12AiIqRY8tefk1ESOR+E7I/fOYDAQ3kBcqrKfAAgcm X-Received: by 2002:a92:d1c6:: with SMTP id u6mr10170757ilg.263.1630165830549; Sat, 28 Aug 2021 08:50:30 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1630165830; cv=none; d=google.com; s=arc-20160816; b=kP1Q7kvSQkzPZ02CKylOaUsCMFgOj9we4egMg7u+bC9FSoklbYm2WMhdAFod/xIuoL bDkGmuT1/N9v9cr7yQwOCwlri59K5A/95AEH/o4h20D/i1J1sdaTT09zEf4s7sv7TnfJ awGQcSZa3f3Xq/MhWvjYhGNjEIgt/qzjW3L6vEXdWtec861UwYnmK3G7eid7EIvsL2/H fvqRrJ271ybgUqxvhpQLYsCCCmdzaFQWmsGm2Rtn2FHCvwR+GoO58/0x5Dgu8QnBbM83 Do+64h1WglqZ1+fX6jgOOH1i3w8ihXbJOZFo67ET3Pu84/ogqy802aR2umi0KdLHJ/jc c5+w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-language:content-transfer-encoding :in-reply-to:mime-version:user-agent:date:message-id:from:references :cc:to:subject; bh=bijwGQeltZuJTYyMFggmoItdRFQmzENsndD/8YLHNKQ=; b=D7Su4/fx4VJfvZ3Qv2t/QEpYco5+qw0jOlg5Jt8SqZ0N9CEHktULQ3xEbVnScGjWHz qX/V87+jAxuPBCtc60V6/C3LZcpZt1s5iIkJAx0wVd9sio5zixmCoxMLXDNk7CaI2dhu 1qrX00kj3J2BOon4Qn4msW3MGKdB3ziBnj6+XaM/vnVa195QiR2dQlGU/C5Xly6NeZ+K vGMedGirhSTWiEXLH6B65TzDpJMmjS5/BIYEiNms9Ln4Jok6VLeKjJD2sBXeum30xEtd 0XtILsPjepHP/s4WUXBA6Url+leOJ/DsFy0YE+UmsuczTirbVHtOgpDvQwGR0qE7+L8c zlvw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id u4si9771366jak.106.2021.08.28.08.50.18; Sat, 28 Aug 2021 08:50:30 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230445AbhH1PuV (ORCPT + 99 others); Sat, 28 Aug 2021 11:50:21 -0400 Received: from relay07.th.seeweb.it ([5.144.164.168]:51251 "EHLO relay07.th.seeweb.it" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229695AbhH1PuS (ORCPT ); Sat, 28 Aug 2021 11:50:18 -0400 Received: from [192.168.1.101] (83.6.168.105.neoplus.adsl.tpnet.pl [83.6.168.105]) (using TLSv1.3 with cipher TLS_AES_128_GCM_SHA256 (128/128 bits) key-exchange X25519 server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) by m-r2.th.seeweb.it (Postfix) with ESMTPSA id 6D1D23EF16; Sat, 28 Aug 2021 17:49:25 +0200 (CEST) Subject: Re: [PATCH v2 06/18] arm64: dts: qcom: sm6350: Add TLMM block node To: Maulik Shah , ~postmarketos/upstreaming@lists.sr.ht Cc: martin.botka@somainline.org, angelogioacchino.delregno@somainline.org, marijn.suijten@somainline.org, jamipkettunen@somainline.org, Rob Herring , Rob Herring , Mark Brown , Jonathan Cameron , Viresh Kumar , Sebastian Reichel , Sudeep Holla , Hector Martin , Vinod Koul , Lorenzo Pieralisi , devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Andy Gross , Bjorn Andersson , linux-arm-msm@vger.kernel.org References: <20210828131814.29589-1-konrad.dybcio@somainline.org> <20210828131814.29589-6-konrad.dybcio@somainline.org> <3f1dbbf3-8d62-e855-0dcf-740da7adb7df@codeaurora.org> From: Konrad Dybcio Message-ID: <39680f6f-56ff-7f87-0d8a-9bd31dc5ffce@somainline.org> Date: Sat, 28 Aug 2021 17:49:24 +0200 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:78.0) Gecko/20100101 Thunderbird/78.13.0 MIME-Version: 1.0 In-Reply-To: <3f1dbbf3-8d62-e855-0dcf-740da7adb7df@codeaurora.org> Content-Type: text/plain; charset=utf-8 Content-Transfer-Encoding: 8bit Content-Language: en-US Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 28.08.2021 17:47, Maulik Shah wrote: > Hi, > > On 8/28/2021 6:48 PM, Konrad Dybcio wrote: >> Add TLMM pinctrl node to enable referencing the SoC pins in other nodes. >> >> Reviewed-by: AngeloGioacchino Del Regno >> Signed-off-by: Konrad Dybcio >> --- >> Changes since v1: >> - Fix the gpio ranges from 156 to 157 >> >>   arch/arm64/boot/dts/qcom/sm6350.dtsi | 19 +++++++++++++++++++ >>   1 file changed, 19 insertions(+) >> >> diff --git a/arch/arm64/boot/dts/qcom/sm6350.dtsi b/arch/arm64/boot/dts/qcom/sm6350.dtsi >> index d57c669ae0d6..03f7601457b4 100644 >> --- a/arch/arm64/boot/dts/qcom/sm6350.dtsi >> +++ b/arch/arm64/boot/dts/qcom/sm6350.dtsi >> @@ -406,6 +406,25 @@ pdc: interrupt-controller@b220000 { >>               interrupt-controller; >>           }; >>   +        tlmm: pinctrl@f100000 { >> +            compatible = "qcom,sm6350-tlmm"; >> +            reg = <0 0x0f100000 0 0x300000>; >> +            interrupts = , >> +                    , >> +                    , >> +                    , >> +                    , >> +                    , >> +                    , >> +                    , >> +                    ; > you will not require other interrupts (209 to 216) for dual edge to work since you have below set in pinctrl-sm6350.c > > .wakeirq_dual_edge_errata = true, > > Thanks, > Maulik Right, I updated the binding but not the dt... Thanks for spotting that. Konrad