Received: by 2002:a05:6a10:1d13:0:0:0:0 with SMTP id pp19csp4112313pxb; Mon, 30 Aug 2021 19:31:41 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzsrU7TgQr8fhiBc9/zxBe7DBo1dV2EUuwJ/tpndg+kYTR11Eb7xJT0yRts4VlbXpb0R12p X-Received: by 2002:a17:906:c1d0:: with SMTP id bw16mr28615463ejb.146.1630377100889; Mon, 30 Aug 2021 19:31:40 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1630377100; cv=none; d=google.com; s=arc-20160816; b=tXvfvgMlZ0uBoUVFLAiX6f+FggN2Ax339M9VHNbRx3hyzkyrLfyrb6sGpxx7VtO0f8 4IJRl8mvMmtxcU0GGOMlfUfGo6altzAOUCiCMIxBX8GTkumwn6HNb3oSaoQMoNQF/ayT 6a3331Mqc2B+CAClZjw0lbVX1YedBDGhM4AgNHk8f69ydAWqsRJzXArUSddIk99e778W 1cSG6kGrsjAigXwEJSvqOIM2jXytP1QDqx93OQr6VguumxCKCm5CAT7+dJlqqUVuuLEu MZYy8JpZmyPf3j9l8wz8BCADN+eh+EH9cy33THKWcVPMDgLhLgo7rLWcrXQYiRVosMaD L+ug== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:in-reply-to:content-disposition:mime-version :references:message-id:subject:cc:to:from:date:dkim-signature; bh=UIQLT8EPduQMUqMI4iVttelDDuEcYdyw9o3jt4FJ8Z4=; b=bgAhk/UiCIP2jbUkZiHwx84N6I3Jt8pdHZCLxG78k9q2B5dNdv8whVHVbT1X1Xi8t8 G08yhVwAlKK1HY/r7sQsThx4Tam8o75oVLgK6A38i8zy0t7C9dLJIVqkRb2glahCwsF9 G95N2YB2EE6kGDtl4CA82adLUDM7VPr3xgHnpzCYJ1Qh451dUKTHPFKlNmFxWwK7M+sv KN/fAtjiGhNZONB9M0d42xBgQGro1W777ssj+JgmC6+M7MIn0+JF0QOHN5cnGyTATbGk Mw39sVpbe+Tj6ZhIAgYZOZbrAthnVig3vtVSNIBiPk1Mojg5pyYTZuDegXCBRk9gwsqy NkJQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=jkKB3Whx; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id m10si16514201ejb.115.2021.08.30.19.31.16; Mon, 30 Aug 2021 19:31:40 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=jkKB3Whx; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S239419AbhHaC3v (ORCPT + 99 others); Mon, 30 Aug 2021 22:29:51 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:44848 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S239363AbhHaC3u (ORCPT ); Mon, 30 Aug 2021 22:29:50 -0400 Received: from mail-oi1-x234.google.com (mail-oi1-x234.google.com [IPv6:2607:f8b0:4864:20::234]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id CC964C061760 for ; Mon, 30 Aug 2021 19:28:55 -0700 (PDT) Received: by mail-oi1-x234.google.com with SMTP id u25so16673568oiv.5 for ; Mon, 30 Aug 2021 19:28:55 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=date:from:to:cc:subject:message-id:references:mime-version :content-disposition:in-reply-to; bh=UIQLT8EPduQMUqMI4iVttelDDuEcYdyw9o3jt4FJ8Z4=; b=jkKB3Whxj1ObFBcZOwXML52FUZsXQ51zcfUXS2/G13PcYd4RFkMQVtJJgSgr5iH9Iy CHwLPDijjUcAbnQq+rwwbcPRoGw5a+wn4tbpgF9bKasEAbH+p4/WwSzdlsFE2uyrFV45 7URjVqzsq3YxJj6+4VhowJ3bvTB5tbhukDAL2OdSsEn3xQk54oUKssA/WNOs3VWagAmg IKAKbEQX1DPpXeZqP6yvkq8KLv5xbXRUIueZWBOOivBEw37Jw+qhpXPi/Ep//2NZ1TG1 V09Q4JN2GXOiECodR/u/AomRt7McGvbyDXw/bmoAdJ853WnmCbwozJ/rNCV6otBe7w9p FLnA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:date:from:to:cc:subject:message-id:references :mime-version:content-disposition:in-reply-to; bh=UIQLT8EPduQMUqMI4iVttelDDuEcYdyw9o3jt4FJ8Z4=; b=lFRpDsXrFY/X0cwOg4pmPF0G56hLit/RBzrUHTSYe3UfZ9SAAvP5j5KT+hV/bOzrpA 0eMEahG0lIJ1nUIVVy2BFZYBSbboFLjCBAO1y+QevE/KfU3KXPou017zOG7kwEjpUtq0 TxA+f68NCc1vDIzUOQRKq2EmUPKr9YB2Qb2lsEbmpZlNTex88eM+4lOEE7Bd5F1OzhDj jnyKo3nY8iekvFUJQZr/aOQo0pPpz+T1x1QBZsE75jZAfBhXQ3JgiptdgiWg83+gNRaA zLBoiVUthzEalueAH+89Mz8WHO8nYqOLwoLmMUb5QfCfFjgFH9Lv/fI8HxwrXdobwI/g 7OfA== X-Gm-Message-State: AOAM532mgree1DlzAPSe6vv6pSTLekeLOAmihEg/+mofHjFFjrKvyS1w QP5FK0LhNqpdkKHyl7dutnbNMw== X-Received: by 2002:a05:6808:1449:: with SMTP id x9mr1533304oiv.14.1630376935083; Mon, 30 Aug 2021 19:28:55 -0700 (PDT) Received: from yoga (104-57-184-186.lightspeed.austtx.sbcglobal.net. [104.57.184.186]) by smtp.gmail.com with ESMTPSA id g8sm3631746otk.34.2021.08.30.19.28.53 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 30 Aug 2021 19:28:54 -0700 (PDT) Date: Mon, 30 Aug 2021 21:28:52 -0500 From: Bjorn Andersson To: Kuogee Hsieh Cc: robdclark@gmail.com, sean@poorly.run, swboyd@chromium.org, vkoul@kernel.org, agross@kernel.org, robh+dt@kernel.org, devicetree@vger.kernel.org, abhinavk@codeaurora.org, aravindh@codeaurora.org, mkrishn@codeaurora.org, kalyan_t@codeaurora.org, rajeevny@codeaurora.org, freedreno@lists.freedesktop.org, linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org Subject: Re: [PATCH v2] arm64: dts: qcom: sc7280: Add Display Port node Message-ID: References: <1630339489-23172-1-git-send-email-khsieh@codeaurora.org> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <1630339489-23172-1-git-send-email-khsieh@codeaurora.org> Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Mon 30 Aug 11:04 CDT 2021, Kuogee Hsieh wrote: > Changes in v2: > -- break this patch into 3 patches > It's only the DRM tree that want the changelog above '---', please move it down. Also, why isn't this "patch n/3" if there's three patches? > Signed-off-by: Kuogee Hsieh > --- > arch/arm64/boot/dts/qcom/sc7280.dtsi | 88 +++++++++++++++++++++++++++++++++++- > 1 file changed, 87 insertions(+), 1 deletion(-) > > diff --git a/arch/arm64/boot/dts/qcom/sc7280.dtsi b/arch/arm64/boot/dts/qcom/sc7280.dtsi > index c29226b..f224029 100644 > --- a/arch/arm64/boot/dts/qcom/sc7280.dtsi > +++ b/arch/arm64/boot/dts/qcom/sc7280.dtsi > @@ -3202,6 +3202,13 @@ > remote-endpoint = <&edp_in>; > }; > }; > + > + port@2 { > + reg = <2>; > + dpu_intf0_out: endpoint { > + remote-endpoint = <&dp_in>; > + }; > + }; This block seems to be indented with spaces? > }; > > mdp_opp_table: mdp-opp-table { > @@ -3389,6 +3396,78 @@ > }; > }; > }; > + > + msm_dp: displayport-controller@ae90000 { Prefixing the labels of all the mdss children mdss_ instead has the benefit that the nodes group naturally in the board dts. > + status = "disabled"; > + compatible = "qcom,sc7180-dp", "qcom,sc7280-dp"; This isn't a sc7180-dp block. > + > + reg = <0 0x0ae90000 0 0x1400>; > + > + interrupt-parent = <&mdss>; > + interrupts = <12>; > + > + clocks = <&dispcc DISP_CC_MDSS_AHB_CLK>, > + <&dispcc DISP_CC_MDSS_DP_AUX_CLK>, > + <&dispcc DISP_CC_MDSS_DP_LINK_CLK>, > + <&dispcc DISP_CC_MDSS_DP_LINK_INTF_CLK>, > + <&dispcc DISP_CC_MDSS_DP_PIXEL_CLK>; > + clock-names = "core_iface", > + "core_aux", > + "ctrl_link", > + "ctrl_link_iface", There seems to be some spaced among the tabs here. > + "stream_pixel"; > + #clock-cells = <1>; > + assigned-clocks = <&dispcc DISP_CC_MDSS_DP_LINK_CLK_SRC>, > + <&dispcc DISP_CC_MDSS_DP_PIXEL_CLK_SRC>; > + assigned-clock-parents = <&dp_phy 0>, <&dp_phy 1>; > + phys = <&dp_phy>; > + phy-names = "dp"; > + > + operating-points-v2 = <&dp_opp_table>; > + power-domains = <&rpmhpd SC7280_CX>; > + > + #sound-dai-cells = <0>; > + > + ports { > + #address-cells = <1>; > + #size-cells = <0>; > + port@0 { > + reg = <0>; > + dp_in: endpoint { > + remote-endpoint = <&dpu_intf0_out>; > + }; > + }; > + > + port@1 { > + reg = <1>; > + dp_out: endpoint { }; > + }; > + }; > + > + dp_opp_table: opp-table { > + compatible = "operating-points-v2"; > + > + opp-160000000 { > + opp-hz = /bits/ 64 <160000000>; > + required-opps = <&rpmhpd_opp_low_svs>; > + }; > + > + opp-270000000 { > + opp-hz = /bits/ 64 <270000000>; > + required-opps = <&rpmhpd_opp_svs>; > + }; > + > + opp-540000000 { > + opp-hz = /bits/ 64 <540000000>; > + required-opps = <&rpmhpd_opp_svs_l1>; > + }; > + > + opp-810000000 { > + opp-hz = /bits/ 64 <810000000>; > + required-opps = <&rpmhpd_opp_nom>; > + }; > + }; > + }; > }; > > dispcc: clock-controller@af00000 { > @@ -3398,7 +3477,8 @@ > <&gcc GCC_DISP_GPLL0_CLK_SRC>, > <&dsi_phy 0>, > <&dsi_phy 1>, > - <0>, <0>, > + <&dp_phy 0>, > + <&dp_phy 1>, Same here, seems to be some spaces among the tabs on both of these lines. > <&msm_edp 0>, > <&msm_edp 1>; > clock-names = "bi_tcxo", "gcc_disp_gpll0_clk", > @@ -3525,6 +3605,12 @@ > }; > }; > > + dp_hot_plug_det: dp-hot-plug-det { > + pins = "gpio47"; > + function = "dp_hot"; > + bias-disable; > + }; This seems to be indented with spaces? Regards, Bjorn > + > qspi_clk: qspi-clk { > pins = "gpio14"; > function = "qspi_clk"; > -- > The Qualcomm Innovation Center, Inc. is a member of the Code Aurora Forum, > a Linux Foundation Collaborative Project >