Received: by 2002:a05:6a10:1d13:0:0:0:0 with SMTP id pp19csp4260901pxb; Tue, 31 Aug 2021 00:18:15 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwpR+YASSmPJbgWlNXZ1XAehJ2ZgWLzSloRli3gbaatOpvBGiVtrY8Igv4iJO82/ZFCbimz X-Received: by 2002:a92:6803:: with SMTP id d3mr18413222ilc.145.1630394295192; Tue, 31 Aug 2021 00:18:15 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1630394295; cv=none; d=google.com; s=arc-20160816; b=TsaI7HsBxgxMEorNhnt7PDvl9sW+OqSJwkjt8GwV5jsRFEZ/n9k5HNzymfDKikPLij hWOTSt+DyErixxARfNTRMq6UH1eAs4MAtxqNdBex9MG5en+9m7dCfZB/o2gy34BHh/q8 iuhciZjgyezsM24ij0yzmsElSRURNFCsHAivErr2+/r6c8nrgeS9j8Gn1HEdJg3FKaOI av3vObIJ1tiPRx/9I5uFjAhSNwOEQA/ysLjpI8mlqoT+j1gDQ4FLnrD44coBailYYblY ZOUP1hPtMG/h1h1Lb2B5UBhrhgT856Az31J+LZsNE2Ry3WoMtaCRf5t+lbDfN6+5P0dv 2vAw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=Yp71CLRaQDlp+LW4x3OI3/Eyr+Ilw73YEnTPm9r6fig=; b=Pw34i+NjP5AcfYGKKqRTEw81/GVOn6JQqqngMEPJTRUpINhdMU76UH0xLFSmdgK8Hi D0r8b4GG33xad417zpfTr9GbEeWHhQvPRlqdQUFepVbQUPumkvpReTf2OUELp+x5UtOT qUS1tClM/3ORvLdjX3ZbEFxUBJqi13STQa98SXKEuwJ/z+fVqGOaiEUX4/3/dWg86WVP wjx8Aen4ocTqBCmNcyzbdqyarr9YA5FDd7aGF3yF0HpYivfberHSIYNh/weWTJpdOFzQ WGPeT3RcBuBZkzFeKxV0GSUHiiAfjjOU1LxKSfBT4sEx8LvgSEPkoD7XAhQnl8sdg73e qwpg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id h8si19610297iow.45.2021.08.31.00.18.03; Tue, 31 Aug 2021 00:18:15 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S239798AbhHaHRB (ORCPT + 99 others); Tue, 31 Aug 2021 03:17:01 -0400 Received: from twspam01.aspeedtech.com ([211.20.114.71]:59842 "EHLO twspam01.aspeedtech.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S239738AbhHaHQv (ORCPT ); Tue, 31 Aug 2021 03:16:51 -0400 Received: from mail.aspeedtech.com ([192.168.0.24]) by twspam01.aspeedtech.com with ESMTP id 17V6scU0028271; Tue, 31 Aug 2021 14:54:38 +0800 (GMT-8) (envelope-from billy_tsai@aspeedtech.com) Received: from BillyTsai-pc.aspeed.com (192.168.2.149) by TWMBX02.aspeed.com (192.168.0.24) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Tue, 31 Aug 2021 15:13:35 +0800 From: Billy Tsai To: , , , , , , , , , , , , , CC: , kernel test robot Subject: [v5 08/15] iio: adc: aspeed: Use model_data to set clk scaler. Date: Tue, 31 Aug 2021 15:14:51 +0800 Message-ID: <20210831071458.2334-9-billy_tsai@aspeedtech.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20210831071458.2334-1-billy_tsai@aspeedtech.com> References: <20210831071458.2334-1-billy_tsai@aspeedtech.com> MIME-Version: 1.0 Content-Transfer-Encoding: 7BIT Content-Type: text/plain; charset=US-ASCII X-Originating-IP: [192.168.2.149] X-ClientProxiedBy: TWMBX02.aspeed.com (192.168.0.24) To TWMBX02.aspeed.com (192.168.0.24) X-DNSRBL: X-MAIL: twspam01.aspeedtech.com 17V6scU0028271 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This patch uses need_prescaler and scaler_bit_width to set the ADC clock scaler. Reported-by: kernel test robot Signed-off-by: Billy Tsai --- drivers/iio/adc/aspeed_adc.c | 43 ++++++++++++++++++++++-------------- 1 file changed, 27 insertions(+), 16 deletions(-) diff --git a/drivers/iio/adc/aspeed_adc.c b/drivers/iio/adc/aspeed_adc.c index aec335956310..e53d1541ad1d 100644 --- a/drivers/iio/adc/aspeed_adc.c +++ b/drivers/iio/adc/aspeed_adc.c @@ -210,9 +210,10 @@ static int aspeed_adc_probe(struct platform_device *pdev) { struct iio_dev *indio_dev; struct aspeed_adc_data *data; - const char *clk_parent_name; int ret; u32 adc_engine_control_reg_val; + unsigned long scaler_flags = 0; + char clk_name[32], clk_parent_name[32]; indio_dev = devm_iio_device_alloc(&pdev->dev, sizeof(*data)); if (!indio_dev) @@ -229,24 +230,32 @@ static int aspeed_adc_probe(struct platform_device *pdev) /* Register ADC clock prescaler with source specified by device tree. */ spin_lock_init(&data->clk_lock); - clk_parent_name = of_clk_get_parent_name(pdev->dev.of_node, 0); - - data->clk_prescaler = clk_hw_register_divider( - &pdev->dev, "prescaler", clk_parent_name, 0, - data->base + ASPEED_REG_CLOCK_CONTROL, - 17, 15, 0, &data->clk_lock); - if (IS_ERR(data->clk_prescaler)) - return PTR_ERR(data->clk_prescaler); - + snprintf(clk_parent_name, ARRAY_SIZE(clk_parent_name), "%s", + of_clk_get_parent_name(pdev->dev.of_node, 0)); + + if (data->model_data->need_prescaler) { + snprintf(clk_name, ARRAY_SIZE(clk_name), "%s-prescaler", + data->model_data->model_name); + data->clk_prescaler = clk_hw_register_divider( + &pdev->dev, clk_name, clk_parent_name, 0, + data->base + ASPEED_REG_CLOCK_CONTROL, 17, 15, 0, + &data->clk_lock); + if (IS_ERR(data->clk_prescaler)) + return PTR_ERR(data->clk_prescaler); + snprintf(clk_parent_name, ARRAY_SIZE(clk_parent_name), + clk_name); + scaler_flags = CLK_SET_RATE_PARENT; + } /* * Register ADC clock scaler downstream from the prescaler. Allow rate * setting to adjust the prescaler as well. */ + snprintf(clk_name, ARRAY_SIZE(clk_name), "%s-scaler", + data->model_data->model_name); data->clk_scaler = clk_hw_register_divider( - &pdev->dev, "scaler", "prescaler", - CLK_SET_RATE_PARENT, - data->base + ASPEED_REG_CLOCK_CONTROL, - 0, 10, 0, &data->clk_lock); + &pdev->dev, clk_name, clk_parent_name, scaler_flags, + data->base + ASPEED_REG_CLOCK_CONTROL, 0, + data->model_data->scaler_bit_width, 0, &data->clk_lock); if (IS_ERR(data->clk_scaler)) { ret = PTR_ERR(data->clk_scaler); goto scaler_error; @@ -318,7 +327,8 @@ static int aspeed_adc_probe(struct platform_device *pdev) reset_error: clk_hw_unregister_divider(data->clk_scaler); scaler_error: - clk_hw_unregister_divider(data->clk_prescaler); + if (data->model_data->need_prescaler) + clk_hw_unregister_divider(data->clk_prescaler); return ret; } @@ -333,7 +343,8 @@ static int aspeed_adc_remove(struct platform_device *pdev) clk_disable_unprepare(data->clk_scaler->clk); reset_control_assert(data->rst); clk_hw_unregister_divider(data->clk_scaler); - clk_hw_unregister_divider(data->clk_prescaler); + if (data->model_data->need_prescaler) + clk_hw_unregister_divider(data->clk_prescaler); return 0; } -- 2.25.1