Received: by 2002:a05:6a10:1d13:0:0:0:0 with SMTP id pp19csp4659836pxb; Tue, 31 Aug 2021 10:10:25 -0700 (PDT) X-Google-Smtp-Source: ABdhPJw94zF4iPsZmta4TqJWP90F57J+b6jIznNUsIViqXIesamKRRjXbmxFOh0ZgzU/UmbC/iXz X-Received: by 2002:a17:906:4452:: with SMTP id i18mr32556744ejp.374.1630429824649; Tue, 31 Aug 2021 10:10:24 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1630429824; cv=none; d=google.com; s=arc-20160816; b=p8zMNDcUdBMtUCN/mIo3lzdMiS/wIny96p99L+VECKZgLsO8s3Non0udYmwNjfZZ6c 7i6znZMDameC8aJhaQKZlFij/4rbqHK+vqlBKlQgFXypereeSv+NVyGePcMLpLmEXFN2 /f64HoMgt+cr0lC3Fci0bcOB3IG2rEKjCyZBxFHrwguz7U6cD05k00edx55S0m6uB51b I7gU2balnxOt44+0SZuAH/GDX1TaBc+ik09wAKpJDMxHOgaouBUobNQetoROjdgNUtmB L0rb2VxvjKEf3bKScvWHe3w4FAGyvhnuS2Kov0pdS53GMaXfdwIOQRQjG5RREFKxdar+ LIOQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:in-reply-to:content-disposition:mime-version :references:message-id:subject:cc:to:from:date:dkim-signature; bh=aquqJwbc9m/hIVCd01TlOuCXbAUHlFJOz/03vmUb8IM=; b=olfa8ackBjP5yLXcli6YtDovNNH4W0/9//7qo3bvCPhXnGeYXIX1uka8LG/WK9iPN7 bGJBvwFLnzVHypKiWEJqctvPGLQG6PfWPsjG3S0gxPgdctOzKDfdASUBKRvqP5T230l1 Amg3b85Ql51+rf40+m4ZUlJZT6FyrKK18joNetvT//QK1SlvFm/tcrf9UG4QWtcXxLPW 7+G3IxxHs+1Hnq5nsHadKwO1IQtjbdxC092LTShvTO2rxVzZ1d3gQ1JLT/icP9qBDvTG bTpjcJRjGZqhkj/V9TZK3S0/J4WzSFwdVKwzLz/gkG0I7GlRmN5jMreUqyM/N5Sw4FpP f6qA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=q5jjzmup; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id qf40si17864347ejc.117.2021.08.31.10.09.59; Tue, 31 Aug 2021 10:10:24 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=q5jjzmup; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S240290AbhHaREG (ORCPT + 99 others); Tue, 31 Aug 2021 13:04:06 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:45304 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S240202AbhHaREC (ORCPT ); Tue, 31 Aug 2021 13:04:02 -0400 Received: from mail-oo1-xc2b.google.com (mail-oo1-xc2b.google.com [IPv6:2607:f8b0:4864:20::c2b]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id BF20FC061764 for ; Tue, 31 Aug 2021 10:03:06 -0700 (PDT) Received: by mail-oo1-xc2b.google.com with SMTP id t2-20020a4ae9a2000000b0028c7144f106so5876572ood.6 for ; Tue, 31 Aug 2021 10:03:06 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=date:from:to:cc:subject:message-id:references:mime-version :content-disposition:in-reply-to; bh=aquqJwbc9m/hIVCd01TlOuCXbAUHlFJOz/03vmUb8IM=; b=q5jjzmupuZysdq6pWM6sahYpgGRYgqndWyW/wAc+WhHHcvPtSPx1jDAU0woWnKbRbo tn/icMFl7O5TPVcbFWiyHWfHBfvH5q4M81Eye4+TLIsH/xh7sS1GZCXpszVjli5RBp7t qmxrNg7JaX8/jUCQ5qmckF4xKx4F33oh3CEKEfs8y9TcaZBc93oUfwmnVbwoNriqOyBO R9cYqvxZZbqb45UeyIa/tIfRHVBkkfpDqNdXKGaCkcrWV4ntPwL+rWnRq9jw/awNpe5d Kr7ft9qBkhKzqN+TUudBVrTf8xbZcd/tYx7zs2WSramLm+f3npGOdIeZzeF7mA5ujJjR s8jA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:date:from:to:cc:subject:message-id:references :mime-version:content-disposition:in-reply-to; bh=aquqJwbc9m/hIVCd01TlOuCXbAUHlFJOz/03vmUb8IM=; b=lYrPiMjuCt6/7bN0qahLpq3wAaPhWntAkleo+xxLVopaNOy54ghcEeupLdrjHhJwzQ on7VLe/nI5WIfhMRE0VCQSSYD9Rkqwwk7MmCpfcPAZ0zUMVR+OlYRWmEcT238ncdh8fN q5S8/fufAQ8rbilCaGF5S29f4b9wxW1LBHgfdQuB7B6bZQ+VngfYbLSrYypr4yY33ue0 7lmRvaney0l/UG1vh2B/7RjS/AfX2AIzOttZJt44W2ADo9e/SbaKci9jnKJbIPq4jpPO 71VmzZ3AyJegazvaf2ZnfT8Do4TzHeWfnCF0ajKoshucZnusAKaaPuu0wz7g+6+82jRR z+Ow== X-Gm-Message-State: AOAM530AX02bQCf6VaTsqmAhbROaKc2DsPNdTQE/ssamT618B/WEjEkw osV6sMrS94Tc1ddXq4FK5UDVTw== X-Received: by 2002:a4a:df43:: with SMTP id j3mr15210793oou.37.1630429386025; Tue, 31 Aug 2021 10:03:06 -0700 (PDT) Received: from ripper (104-57-184-186.lightspeed.austtx.sbcglobal.net. [104.57.184.186]) by smtp.gmail.com with ESMTPSA id y138sm3647410oie.22.2021.08.31.10.03.05 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 31 Aug 2021 10:03:05 -0700 (PDT) Date: Tue, 31 Aug 2021 10:04:14 -0700 From: Bjorn Andersson To: Matthias Kaehlcke Cc: Sibi Sankar , sboyd@kernel.org, robh+dt@kernel.org, viresh.kumar@linaro.org, agross@kernel.org, rjw@rjwysocki.net, linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pm@vger.kernel.org, dianders@chromium.org, tdas@codeaurora.org Subject: Re: [PATCH 3/4] arm64: dts: qcom: sc7280: Fixup the cpufreq node Message-ID: References: <1627581885-32165-1-git-send-email-sibis@codeaurora.org> <1627581885-32165-4-git-send-email-sibis@codeaurora.org> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Tue 31 Aug 08:30 PDT 2021, Matthias Kaehlcke wrote: > On Thu, Jul 29, 2021 at 11:34:44PM +0530, Sibi Sankar wrote: > > Fixup the register regions used by the cpufreq node on SC7280 SoC to > > support per core L3 DCVS. > > > > Fixes: 7dbd121a2c58 ("arm64: dts: qcom: sc7280: Add cpufreq hw node") > > Signed-off-by: Sibi Sankar > > This patch landed in the Bjorn's tree, however the corresponding driver > change ("cpufreq: qcom: Re-arrange register offsets to support per core > L3 DCVS" / https://patchwork.kernel.org/project/linux-arm-msm/patch/1627581885-32165-3-git-send-email-sibis@codeaurora.org/) > did not land in any maintainer tree yet AFAIK. IIUC the DT change alone > breaks cpufreq since the changed register regions require the changed > offset in the cpufreq driver. > Thanks for the note Matthias, it must have slipped by as I scraped the inbox for things that looked ready. I'm actually not in favor of splitting these memory blocks in DT to facilitate the Linux implementation of splitting that in multiple drivers... But I've not been following up on that discussion. Regards, Bjorn > Sibi, please confirm or clarify that my concern is unwarranted.