Received: by 2002:a05:6a10:1d13:0:0:0:0 with SMTP id pp19csp497252pxb; Wed, 1 Sep 2021 03:48:24 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxYEZKivG1bKcLvxlKQNiTHxTQ3gOlo5ceF9yXTDZUKlDBpnMHMOPX4O9bLXky/qPSKerCH X-Received: by 2002:a05:6402:2909:: with SMTP id ee9mr34649245edb.377.1630493303955; Wed, 01 Sep 2021 03:48:23 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1630493303; cv=none; d=google.com; s=arc-20160816; b=mMaR58ij/KYO9sqmfi1xW0oaaPR9G/GDfPa5hLynvd2qvXnr7irh+POfW6XjJtopmX fIRGsQR/MmlFzhKd6NB8+nf7ecTiwEDEW7+dH4VQ85BoEsOlbHyiokDPuuq5PeZTLzRO mnCDqxKGXI3AVJNHzX5XJrj27rooxBT1Db6y19j8wZ2EKI4XwWWUto72n7Ic/qu3yCrx /VbdqXGNPL0Rpbw44l15xzowD3IdUrWeSmCc1amQxBJoHVCZFVTfkSEw3nc299XTnLXP S2jQxim69jEljly5aXV1SoClOzh/pC1d7JXNRtEloAjXpXtfcyb9fOKM5nJc7rsM+POU Gyng== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:content-language :in-reply-to:mime-version:user-agent:date:message-id:from:references :cc:to:subject; bh=ZhLBRPIMdbHtlSRAG5TTTmsdF3n2pyD9Iq6QEGy5gG4=; b=DUxaxPS2hrqzrsQ5dN8zkwFP8+4Yt9dfejyhOdkMlizJcyqvrc/nDz5D3N4NjEyCrl Du+cevWTyh6cVBJ4xiqFlcTIJIm+I041E3buNAk9OND3HWMPvr2gUXvpHb0czNygb5cQ e0yvmnrKuUfA7GGABsr/JM9pbtOvyiJLys+2kES4YESzFRvXlY3eVUAmCqqblxElkWwI lN0DndPHaT6gwE5McmXrQVOUTsNTMf7wFjbOymX8YMXtQ2uKqgUKljBszT8LOE3bAnzi TJ4ALjqav7mn/Nzkv9xY6uO1Om+WEgNtSMzevrpEh38HQ3Gt6XXgUksPr6CVDiy9dbND d5yg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id d24si18686961edr.143.2021.09.01.03.46.55; Wed, 01 Sep 2021 03:48:23 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S237050AbhIAKoF (ORCPT + 99 others); Wed, 1 Sep 2021 06:44:05 -0400 Received: from foss.arm.com ([217.140.110.172]:35974 "EHLO foss.arm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S235353AbhIAKoF (ORCPT ); Wed, 1 Sep 2021 06:44:05 -0400 Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.121.207.14]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id 77AFA1063; Wed, 1 Sep 2021 03:43:08 -0700 (PDT) Received: from [10.57.92.220] (unknown [10.57.92.220]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id 9E7043F766; Wed, 1 Sep 2021 03:43:06 -0700 (PDT) Subject: Re: [PATCH 1/2] coresight: etm4x: Add ETM PID for Kryo-5XX To: Tao Zhang , Mathieu Poirier , Alexander Shishkin Cc: Mike Leach , Leo Yan , Greg Kroah-Hartman , coresight@lists.linaro.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Tingwei Zhang , Mao Jinlong , Yuanfang Zhang References: <1629365324-5891-1-git-send-email-quic_taozha@quicinc.com> <1629365324-5891-2-git-send-email-quic_taozha@quicinc.com> From: Suzuki K Poulose Message-ID: Date: Wed, 1 Sep 2021 11:43:05 +0100 User-Agent: Mozilla/5.0 (Macintosh; Intel Mac OS X 10.15; rv:78.0) Gecko/20100101 Thunderbird/78.13.0 MIME-Version: 1.0 In-Reply-To: <1629365324-5891-2-git-send-email-quic_taozha@quicinc.com> Content-Type: text/plain; charset=utf-8; format=flowed Content-Language: en-GB Content-Transfer-Encoding: 7bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 19/08/2021 10:28, Tao Zhang wrote: > Add ETM PID for Kryo-5XX to the list of supported ETMs. > Otherwise, Kryo-5XX ETMs will not be initialized successfully. > e.g. > This change can be verified on qrb5165-rb5 board. ETM4-ETM7 nodes > will not be visible without this change. > > Signed-off-by: Tao Zhang > --- > drivers/hwtracing/coresight/coresight-etm4x-core.c | 1 + > 1 file changed, 1 insertion(+) > > diff --git a/drivers/hwtracing/coresight/coresight-etm4x-core.c b/drivers/hwtracing/coresight/coresight-etm4x-core.c > index da27cd4a3c38..84959c585a5f 100644 > --- a/drivers/hwtracing/coresight/coresight-etm4x-core.c > +++ b/drivers/hwtracing/coresight/coresight-etm4x-core.c > @@ -2065,6 +2065,7 @@ static const struct amba_id etm4_ids[] = { > CS_AMBA_UCI_ID(0x000bb803, uci_id_etm4),/* Qualcomm Kryo 385 Cortex-A75 */ > CS_AMBA_UCI_ID(0x000bb805, uci_id_etm4),/* Qualcomm Kryo 4XX Cortex-A55 */ > CS_AMBA_UCI_ID(0x000bb804, uci_id_etm4),/* Qualcomm Kryo 4XX Cortex-A76 */ > + CS_AMBA_UCI_ID(0x000bbd0d, uci_id_etm4),/* Qualcomm Kryo 5XX */ Please could you add Cortex-A77 to the comment ? Otherwise looks good to me. Suzuki > CS_AMBA_UCI_ID(0x000cc0af, uci_id_etm4),/* Marvell ThunderX2 */ > CS_AMBA_UCI_ID(0x000b6d01, uci_id_etm4),/* HiSilicon-Hip08 */ > CS_AMBA_UCI_ID(0x000b6d02, uci_id_etm4),/* HiSilicon-Hip09 */ >