Received: by 2002:a05:6a10:1d13:0:0:0:0 with SMTP id pp19csp908777pxb; Wed, 1 Sep 2021 12:26:34 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwZTjLzPuL7lfbQCvl2W4Qa1NFW/ra+j1m8h8bAe1KJ9YODnRDAICrGa1lW8SjxE3T1eR3A X-Received: by 2002:a05:6402:c84:: with SMTP id cm4mr1159023edb.381.1630524394036; Wed, 01 Sep 2021 12:26:34 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1630524394; cv=none; d=google.com; s=arc-20160816; b=FLpAw9tQA/qUIQ5ogLisaByfr9P5f5mlK+m3ci15YrB1zQA9jyHce6ufUhchALaWRU QCED3Vhvc6iDkIYRUPanapg3K/QaQxAamfZJp7UCP69R66keOh2Y7oYBzqMAvJrmxeIP GU2Cp+ymtLyZ/EKT/vpqyoGrepXlemAS97iWEc83lyZ7DrO+i908B7kCr+bh9EYiWbT9 fdqGE+yeKVBM1VdKFzwwtw8MBPhLlxaj9PeM3nN6tkqUqiQSaY9eVRc+JcoSmPL9+Jtk 9D0Ur4UXdoAOuvkEW1JNzxgClipLskMsulvIG5Mdl/j+qh8tLUZmQMXoJpjeBIup6Nt5 7ahw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:subject:reply-to:cc:from:to :dkim-signature:date; bh=ef+pjXzP60XHoE2ZZacOGPrTpkdzajkjIxWt07jDQF4=; b=cEo2/2Zt2UXw+ci96CiQRSIGz8IUDwsiIe1fTpbYTsE16XEuPI70Vv+lQB1HRab07z AV73BckvAaNIOm3bUUMNUr0MIUN/BxjjIt5OUgZESI+91pdxkfoavpeomL+7itWx8rvH u+kTs5u7zaWcctxtph8t6j/pp7ewBA1JXw8lfN1HCLtM2GrnD02GQxlHk8yUA4NNd3w2 ehKYvqADtez234OT/snh15yJKVIw97GOfOdMjFbWZkza6sD+3eOfPJd6956whxUC8x5/ RcQifrZGm7SPoCTMCxFaweva7wE3nTllfFWNyEz9amCpnhdKuq/EYP58rTOVrEVjAAwN 7ezw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@protonmail.com header.s=protonmail header.b=ePugciC4; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=protonmail.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id hz2si592562ejc.512.2021.09.01.12.26.08; Wed, 01 Sep 2021 12:26:34 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@protonmail.com header.s=protonmail header.b=ePugciC4; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=protonmail.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S244007AbhIAMRT (ORCPT + 99 others); Wed, 1 Sep 2021 08:17:19 -0400 Received: from mail-0201.mail-europe.com ([51.77.79.158]:48893 "EHLO mail-0201.mail-europe.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S243984AbhIAMRT (ORCPT ); Wed, 1 Sep 2021 08:17:19 -0400 Date: Wed, 01 Sep 2021 12:16:12 +0000 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=protonmail.com; s=protonmail; t=1630498578; bh=ef+pjXzP60XHoE2ZZacOGPrTpkdzajkjIxWt07jDQF4=; h=Date:To:From:Cc:Reply-To:Subject:In-Reply-To:References:From; b=ePugciC4EgfrvPU+hOvCm/5fwf5Y+0tZ0v46IAKUiQrnvvCSgRoalAALwsg8Wiaxr zBI+gxFVwDrtnrm5349f1Dx8KMoHu1k/IgEjcVeYg4RG6IlTVhdkzZCshl7Bl7dXT3 R3Rjp8oFG9pCnPoultyHVKRc4qIra0Ae10kqpZUI= To: Andy Gross , Bjorn Andersson , Georgi Djakov , Rob Herring From: Yassine Oudjana Cc: Yassine Oudjana , AngeloGioacchino Del Regno , linux-arm-msm@vger.kernel.org, linux-pm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Rob Herring Reply-To: Yassine Oudjana Subject: [PATCH v4 3/5] dt-bindings: interconnect: Add Qualcomm MSM8996 DT bindings Message-ID: <20210901121518.152481-4-y.oudjana@protonmail.com> In-Reply-To: <20210901121518.152481-1-y.oudjana@protonmail.com> References: <20210901121518.152481-1-y.oudjana@protonmail.com> MIME-Version: 1.0 Content-Type: text/plain; charset=utf-8 Content-Transfer-Encoding: quoted-printable X-Spam-Status: No, score=-1.2 required=10.0 tests=ALL_TRUSTED,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,FREEMAIL_FROM shortcircuit=no autolearn=disabled version=3.4.4 X-Spam-Checker-Version: SpamAssassin 3.4.4 (2020-01-24) on mailout.protonmail.ch Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add bindings for interconnects on Qualcomm MSM8996. Signed-off-by: Yassine Oudjana Reviewed-by: Rob Herring --- Changes since v2: - Dual-license qcom,msm8996.h and move it to the dt bindings patch .../bindings/interconnect/qcom,rpm-qos.yaml | 14 ++ .../dt-bindings/interconnect/qcom,msm8996.h | 163 ++++++++++++++++++ 2 files changed, 177 insertions(+) create mode 100644 include/dt-bindings/interconnect/qcom,msm8996.h diff --git a/Documentation/devicetree/bindings/interconnect/qcom,rpm-qos.ya= ml b/Documentation/devicetree/bindings/interconnect/qcom,rpm-qos.yaml index ea80bd50fd50..3e376ca413bf 100644 --- a/Documentation/devicetree/bindings/interconnect/qcom,rpm-qos.yaml +++ b/Documentation/devicetree/bindings/interconnect/qcom,rpm-qos.yaml @@ -20,6 +20,13 @@ properties: =20 compatible: enum: + - qcom,msm8996-a1noc + - qcom,msm8996-a2noc + - qcom,msm8996-bimc + - qcom,msm8996-cnoc + - qcom,msm8996-mnoc + - qcom,msm8996-pnoc + - qcom,msm8996-snoc - qcom,sdm660-a2noc - qcom,sdm660-bimc - qcom,sdm660-cnoc @@ -53,6 +60,7 @@ allOf: compatible: contains: enum: + - qcom,msm8996-mnoc - qcom,sdm660-mnoc then: properties: @@ -72,6 +80,12 @@ allOf: compatible: contains: enum: + - qcom,msm8996-a1noc + - qcom,msm8996-a2noc + - qcom,msm8996-bimc + - qcom,msm8996-cnoc + - qcom,msm8996-pnoc + - qcom,msm8996-snoc - qcom,sdm660-a2noc - qcom,sdm660-bimc - qcom,sdm660-cnoc diff --git a/include/dt-bindings/interconnect/qcom,msm8996.h b/include/dt-b= indings/interconnect/qcom,msm8996.h new file mode 100644 index 000000000000..05473e52e0d8 --- /dev/null +++ b/include/dt-bindings/interconnect/qcom,msm8996.h @@ -0,0 +1,163 @@ +/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-3-Clause) */ +/* + * Qualcomm MSM8996 interconnect IDs + * + * Copyright (c) 2021 Yassine Oudjana + */ + +#ifndef __DT_BINDINGS_INTERCONNECT_QCOM_MSM8996_H +#define __DT_BINDINGS_INTERCONNECT_QCOM_MSM8996_H + +/* A0NOC */ +#define MASTER_PCIE_0=09=09=090 +#define MASTER_PCIE_1=09=09=091 +#define MASTER_PCIE_2=09=09=092 + +/* A1NOC */ +#define MASTER_CNOC_A1NOC=09=090 +#define MASTER_CRYPTO_CORE0=09=091 +#define MASTER_PNOC_A1NOC=09=092 + +/* A2NOC */ +#define MASTER_USB3=09=09=090 +#define MASTER_IPA=09=09=091 +#define MASTER_UFS =09=09=092 + +/* BIMC */ +#define MASTER_AMPSS_M0=09=09=090 +#define MASTER_GRAPHICS_3D=09=091 +#define MASTER_MNOC_BIMC=09=092 +#define MASTER_SNOC_BIMC=09=093 +#define SLAVE_EBI_CH0=09=09=094 +#define SLAVE_HMSS_L3=09=09=095 +#define SLAVE_BIMC_SNOC_0=09=096 +#define SLAVE_BIMC_SNOC_1=09=097 + +/* CNOC */ +#define MASTER_SNOC_CNOC=09=090 +#define MASTER_QDSS_DAP=09=09=091 +#define SLAVE_CNOC_A1NOC=09=092 +#define SLAVE_CLK_CTL=09=09=093 +#define SLAVE_TCSR=09=09=094 +#define SLAVE_TLMM=09=09=095 +#define SLAVE_CRYPTO_0_CFG=09=096 +#define SLAVE_MPM=09=09=097 +#define SLAVE_PIMEM_CFG=09=09=098 +#define SLAVE_IMEM_CFG=09=09=099 +#define SLAVE_MESSAGE_RAM=09=0910 +#define SLAVE_BIMC_CFG=09=09=0911 +#define SLAVE_PMIC_ARB=09=09=0912 +#define SLAVE_PRNG=09=09=0913 +#define SLAVE_DCC_CFG=09=09=0914 +#define SLAVE_RBCPR_MX=09=09=0915 +#define SLAVE_QDSS_CFG=09=09=0916 +#define SLAVE_RBCPR_CX=09=09=0917 +#define SLAVE_QDSS_RBCPR_APU=09=0918 +#define SLAVE_CNOC_MNOC_CFG=09=0919 +#define SLAVE_SNOC_CFG=09=09=0920 +#define SLAVE_SNOC_MPU_CFG=09=0921 +#define SLAVE_EBI1_PHY_CFG=09=0922 +#define SLAVE_A0NOC_CFG=09=09=0923 +#define SLAVE_PCIE_1_CFG=09=0924 +#define SLAVE_PCIE_2_CFG=09=0925 +#define SLAVE_PCIE_0_CFG=09=0926 +#define SLAVE_PCIE20_AHB2PHY=09=0927 +#define SLAVE_A0NOC_MPU_CFG=09=0928 +#define SLAVE_UFS_CFG=09=09=0929 +#define SLAVE_A1NOC_CFG=09=09=0930 +#define SLAVE_A1NOC_MPU_CFG=09=0931 +#define SLAVE_A2NOC_CFG=09=09=0932 +#define SLAVE_A2NOC_MPU_CFG=09=0933 +#define SLAVE_SSC_CFG=09=09=0934 +#define SLAVE_A0NOC_SMMU_CFG=09=0935 +#define SLAVE_A1NOC_SMMU_CFG=09=0936 +#define SLAVE_A2NOC_SMMU_CFG=09=0937 +#define SLAVE_LPASS_SMMU_CFG=09=0938 +#define SLAVE_CNOC_MNOC_MMSS_CFG=0939 + +/* MNOC */ +#define MASTER_CNOC_MNOC_CFG=09=090 +#define MASTER_CPP=09=09=091 +#define MASTER_JPEG=09=09=092 +#define MASTER_MDP_PORT0=09=093 +#define MASTER_MDP_PORT1=09=094 +#define MASTER_ROTATOR=09=09=095 +#define MASTER_VIDEO_P0=09=09=096 +#define MASTER_VFE=09=09=097 +#define MASTER_SNOC_VMEM=09=098 +#define MASTER_VIDEO_P0_OCMEM=09=099 +#define MASTER_CNOC_MNOC_MMSS_CFG=0910 +#define SLAVE_MNOC_BIMC=09=09=0911 +#define SLAVE_VMEM=09=09=0912 +#define SLAVE_SERVICE_MNOC=09=0913 +#define SLAVE_MMAGIC_CFG=09=0914 +#define SLAVE_CPR_CFG=09=09=0915 +#define SLAVE_MISC_CFG=09=09=0916 +#define SLAVE_VENUS_THROTTLE_CFG=0917 +#define SLAVE_VENUS_CFG=09=09=0918 +#define SLAVE_VMEM_CFG=09=09=0919 +#define SLAVE_DSA_CFG=09=09=0920 +#define SLAVE_MMSS_CLK_CFG=09=0921 +#define SLAVE_DSA_MPU_CFG=09=0922 +#define SLAVE_MNOC_MPU_CFG=09=0923 +#define SLAVE_DISPLAY_CFG=09=0924 +#define SLAVE_DISPLAY_THROTTLE_CFG=0925 +#define SLAVE_CAMERA_CFG=09=0926 +#define SLAVE_CAMERA_THROTTLE_CFG=0927 +#define SLAVE_GRAPHICS_3D_CFG=09=0928 +#define SLAVE_SMMU_MDP_CFG=09=0929 +#define SLAVE_SMMU_ROT_CFG=09=0930 +#define SLAVE_SMMU_VENUS_CFG=09=0931 +#define SLAVE_SMMU_CPP_CFG=09=0932 +#define SLAVE_SMMU_JPEG_CFG=09=0933 +#define SLAVE_SMMU_VFE_CFG=09=0934 + +/* PNOC */ +#define MASTER_SNOC_PNOC=09=090 +#define MASTER_SDCC_1=09=09=091 +#define MASTER_SDCC_2=09=09=092 +#define MASTER_SDCC_4=09=09=093 +#define MASTER_USB_HS=09=09=094 +#define MASTER_BLSP_1=09=09=095 +#define MASTER_BLSP_2=09=09=096 +#define MASTER_TSIF=09=09=097 +#define SLAVE_PNOC_A1NOC=09=098 +#define SLAVE_USB_HS=09=09=099 +#define SLAVE_SDCC_2=09=09=0910 +#define SLAVE_SDCC_4=09=09=0911 +#define SLAVE_TSIF=09=09=0912 +#define SLAVE_BLSP_2=09=09=0913 +#define SLAVE_SDCC_1=09=09=0914 +#define SLAVE_BLSP_1=09=09=0915 +#define SLAVE_PDM=09=09=0916 +#define SLAVE_AHB2PHY=09=09=0917 + +/* SNOC */ +#define MASTER_HMSS=09=09=090 +#define MASTER_QDSS_BAM=09=09=091 +#define MASTER_SNOC_CFG=09=09=092 +#define MASTER_BIMC_SNOC_0=09=093 +#define MASTER_BIMC_SNOC_1=09=094 +#define MASTER_A0NOC_SNOC=09=095 +#define MASTER_A1NOC_SNOC=09=096 +#define MASTER_A2NOC_SNOC=09=097 +#define MASTER_QDSS_ETR=09=09=098 +#define SLAVE_A0NOC_SNOC=09=099 +#define SLAVE_A1NOC_SNOC=09=0910 +#define SLAVE_A2NOC_SNOC=09=0911 +#define SLAVE_HMSS=09=09=0912 +#define SLAVE_LPASS=09=09=0913 +#define SLAVE_USB3=09=09=0914 +#define SLAVE_SNOC_BIMC=09=09=0915 +#define SLAVE_SNOC_CNOC=09=09=0916 +#define SLAVE_IMEM=09=09=0917 +#define SLAVE_PIMEM=09=09=0918 +#define SLAVE_SNOC_VMEM=09=09=0919 +#define SLAVE_SNOC_PNOC=09=09=0920 +#define SLAVE_QDSS_STM=09=09=0921 +#define SLAVE_PCIE_0=09=09=0922 +#define SLAVE_PCIE_1=09=09=0923 +#define SLAVE_PCIE_2=09=09=0924 +#define SLAVE_SERVICE_SNOC=09=0925 + +#endif --=20 2.33.0