Received: by 2002:a05:6a10:1d13:0:0:0:0 with SMTP id pp19csp479833pxb; Thu, 2 Sep 2021 08:19:49 -0700 (PDT) X-Google-Smtp-Source: ABdhPJyTw+WO1RJGy5KXkikxSdzobhWQ/C7ke+k+XYX/KTNBsghbcLvaqHsX9NnU2nJKIcCzpyPb X-Received: by 2002:adf:ea4d:: with SMTP id j13mr4319746wrn.86.1630595989111; Thu, 02 Sep 2021 08:19:49 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1630595989; cv=none; d=google.com; s=arc-20160816; b=YlU9GYRGn/1sf7sXPIEDiDIc/+O9sbNIJ2K4lGekyb7k9FbvLzjF5exoyAveqzq3jb uQkxilfiflTQXRkFOmmh2wGkP7CdTPRav61oTQSMMDN3qepOZLbRHQirG5ElJ8oYSb8e GLLKI1CDpIRjHkGOQLTsK/loLhPLhCgeaGUpDEei7/IfsZztMiXySslYqWqOfxk3jBNV /owzH73xnZZq+1qGf+S1OR+6hrGqUriJbgJC8KfkTfZ5j5UuVE09P2dbx0NrRz7kXMEL /+iTW48zgep/MlnKzZ/UVuijKnJFkqoAClM9cgfTScRprGw+Wghy6GZ+m0zq1Yqgcnzs MvZw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :organization:references:in-reply-to:message-id:subject:cc:to:from :date; bh=JRPtbUIo8RwD/xQHCAlwQrClUZ+7F1668nvyaB5lfco=; b=ufmEugojQI0rXK2ARvJfoi5Wlt0peqHZH6eJmL7v2aPLC/Ah8byTTVk1dwAYdMFvTV 3f5O2CTp8mURYcnImqNN+ECRx/TAR508foH6aqIS3MqaaOuUZKb9SuONUbCpu9Wdc6KI 8roN93AaKGPUTJ14KVrc2IR445dQH3Ir+TmKjkBbJquueYld8Sez8rTK9VDllgjAffGe UPkuA0ay4VsB0JQJeFKNPNTpbhKN3AKPLm5japYc63RpRMcuk/EvxECQ81vIH7FyavGY ArZQd+OYY/qxcDXj8YxA2q/+QsTMooiuvR8xVu78l88oZo9mOd0l6E6o33ESNboN5/bT fcdw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id a1si2492358edx.506.2021.09.02.08.19.07; Thu, 02 Sep 2021 08:19:49 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1345689AbhIBPNe convert rfc822-to-8bit (ORCPT + 99 others); Thu, 2 Sep 2021 11:13:34 -0400 Received: from relay8-d.mail.gandi.net ([217.70.183.201]:60153 "EHLO relay8-d.mail.gandi.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229941AbhIBPNd (ORCPT ); Thu, 2 Sep 2021 11:13:33 -0400 Received: (Authenticated sender: miquel.raynal@bootlin.com) by relay8-d.mail.gandi.net (Postfix) with ESMTPSA id 40FE51BF206; Thu, 2 Sep 2021 15:12:33 +0000 (UTC) Date: Thu, 2 Sep 2021 17:12:32 +0200 From: Miquel Raynal To: "Sa, Nuno" Cc: Jonathan Cameron , Lars-Peter Clausen , Thomas Petazzoni , "linux-iio@vger.kernel.org" , "linux-kernel@vger.kernel.org" Subject: Re: [PATCH 14/16] iio: adc: max1027: Consolidate the end of conversion helper Message-ID: <20210902171232.450a6d62@xps13> In-Reply-To: References: <20210818111139.330636-1-miquel.raynal@bootlin.com> <20210818111139.330636-15-miquel.raynal@bootlin.com> <20210830113716.1f7cdc6f@jic23-huawei> Organization: Bootlin X-Mailer: Claws Mail 3.17.7 (GTK+ 2.24.32; x86_64-pc-linux-gnu) MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8BIT Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi Nuno, "Sa, Nuno" wrote on Mon, 30 Aug 2021 12:44:48 +0000: > > -----Original Message----- > > From: Jonathan Cameron > > Sent: Monday, August 30, 2021 12:37 PM > > To: Miquel Raynal > > Cc: Lars-Peter Clausen ; Thomas Petazzoni > > ; linux-iio@vger.kernel.org; linux- > > kernel@vger.kernel.org > > Subject: Re: [PATCH 14/16] iio: adc: max1027: Consolidate the end of > > conversion helper > > > > On Wed, 18 Aug 2021 13:11:37 +0200 > > Miquel Raynal wrote: > > > > > Now that we have a dedicated handler for End Of Conversion > > interrupts, > > > let's create a second path: > > > - Situation 1: we are using the external hardware trigger, a > > conversion > > > has been triggered and the ADC pushed the data to its FIFO, we > > need to > > > retrieve the data and push it to the IIO buffers. > > > - Situation 2: we are not using the external hardware trigger, hence > > we > > > are likely waiting in a blocked thread waiting for this interrupt to > > > happen: in this case we just wake up the waiting thread. > > > > > > Signed-off-by: Miquel Raynal > > > --- > > > drivers/iio/adc/max1027.c | 20 +++++++++++++++++--- > > > 1 file changed, 17 insertions(+), 3 deletions(-) > > > > > > diff --git a/drivers/iio/adc/max1027.c b/drivers/iio/adc/max1027.c > > > index 8d86e77fb5db..8c5995ae59f2 100644 > > > --- a/drivers/iio/adc/max1027.c > > > +++ b/drivers/iio/adc/max1027.c > > > @@ -235,6 +235,7 @@ struct max1027_state { > > > struct iio_trigger *trig; > > > __be16 *buffer; > > > struct mutex lock; > > > + bool data_rdy; > > > bool cnvst_trigger; > > > u8 reg ____cacheline_aligned; > > > }; > > > @@ -243,12 +244,22 @@ static > > DECLARE_WAIT_QUEUE_HEAD(max1027_queue); > > > > > > static int max1027_wait_eoc(struct iio_dev *indio_dev) > > > { > > > + struct max1027_state *st = iio_priv(indio_dev); > > > unsigned int conversion_time = > > MAX1027_CONVERSION_UDELAY; > > > + int ret; > > > > > > - if (indio_dev->active_scan_mask) > > > - conversion_time *= hweight32(*indio_dev- > > >active_scan_mask); > > > + if (st->spi->irq) { > > > + ret = > > wait_event_interruptible_timeout(max1027_queue, > > > + st->data_rdy, HZ / > > 1000); > > > + st->data_rdy = false; > > > + if (ret == -ERESTARTSYS) > > > + return ret; > > > + } else { > > > + if (indio_dev->active_scan_mask) > > > + conversion_time *= hweight32(*indio_dev- > > >active_scan_mask); > > > > > > - usleep_range(conversion_time, conversion_time * 2); > > > + usleep_range(conversion_time, conversion_time * 2); > > > + } > > > > > > return 0; > > > } > > > @@ -481,6 +492,9 @@ static irqreturn_t > > max1027_eoc_irq_handler(int irq, void *private) > > > if (st->cnvst_trigger) { > > > ret = max1027_read_scan(indio_dev); > > > iio_trigger_notify_done(indio_dev->trig); > > > + } else { > > > + st->data_rdy = true; > > > + wake_up(&max1027_queue); > > > > I can't see why a queue is appropriate for this. Use a completion and > > have > > one per instance of the device. No need for the flag etc in that case as > > complete() means we have had an interrupt. > > > > In the case that 'st-> cnvst_trigger' is not set but the spi IRQ > is present, we will wait until we get 'wake_up()' called from here. I wonder if > that is a good idea as the device own trigger is not being used. FWIW, I think this > sync logic is a bit confusing... I would still use the normal trigger infrastructure > ('iio_trigger_generic_data_rdy_poll()') and use the 'cnvst_trigger' flag in the > trigger handler to manually start conversions + wait till eoc. But I might be missing > something though. I implemented it your way, but I think I found a situation that was not fully handled (the 3rd), which makes the handler very complicated as we need to handle all the following cases: 1/ no trigger, irq enabled -> single read EOC interrupt 2/ external trigger, no irq -> handle the whole conversion process 3/ external trigger, irq enabled -> handle the whole conversion process but also have a dedicated condition to handle the EOC interrupt properly (fortunately this is a threaded handler that can be preempted): we need to wait from the handler itself that the handler gets called again: the first time it is executed as "pollfunc", the second time as "EOC interrupt". In the second instance, call complete() in order to deliver the first running instance of the handler and continue until the reading part. 4/ cnvst trigger, irq enabled -> only reads the data. 5/ cnvst trigger, irq disabled -> not possible. I added a lot of comments to make it clearer. > Regarding this handler, I just realized that this is the hard IRQ handler which > might end up calling 'max1027_read_scan()' which in turn calls 'spi_read()'. Am I > missing something here? I renamed it to make it clear, but this is already a threaded handler. Thanks, Miquèl