Received: by 2002:a05:6a10:eb17:0:0:0:0 with SMTP id hx23csp3049794pxb; Mon, 6 Sep 2021 11:05:51 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxgScLET91duhENfqOtzO9Jz9YwVR7khACjXe9kbapapWvIB2Ubz0FDidQhvNxieAHNwHZ3 X-Received: by 2002:a17:906:d1d6:: with SMTP id bs22mr15445243ejb.554.1630951551030; Mon, 06 Sep 2021 11:05:51 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1630951551; cv=none; d=google.com; s=arc-20160816; b=xSTt34PEzxLtDnfn1IR1XL23A34uOoSY1e2iN3qnHExVJxoooNlltJfPl4QipnpqS4 JV64hT9ukkT/dwjGcuUHbJe8y/r1sjrlR1HFCOtgWunLI7dWKokDaq0zrikM/37F/AGC 8g7RV7SKyG7rTFDAsLlg+0TPchDzHzqImahAySdPmvuExZEhaM1xc5omsmsm3F+FGImY jVyLUIk8TXDyRbqqO8aSZlICPKhjsYbZZtWG0h3URvXAQ/fLuFrn9SnjjQ3LyVyohm6q ugf9Lge4O/9x+lqh5DPG8DcKyozxrspDlSICTrQwW/eWPNbrVXzF+eKebhpJxrfdScDO f9+Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:in-reply-to:content-disposition:mime-version :references:message-id:subject:cc:to:from:date:dkim-signature; bh=Ve3nLIR5+HoJwsvCqpuAzNXwK/WS9JyQ36PaVpWuXUM=; b=e0thsuQ/uRWgIO9qNxPoq1jeOfphCPoVZBMgJeJG92FC1cXV6okvs1aYcFBNLwAxNZ S5/r9q9X28tyfu2L1yXuMS26EvVhpGR7TUmW/zZkHsJjfvU9U4fL6MNaCrA3TRix00dd SizWFrbydSNsXgJl8dMaDSIAXyxRAydUhj0sUIuIm60a2zW1FEyOSRrS1RaAOFDTOBgq AHdEZvViu8EVDM/hMbMGbRPlE/ihXsBtV3gsCsgkIj/LFwBVuP8cigU2VM4pZp+gHFpA jmxO33wwgVLV+l8GsMnkm/+0nIpkGBnxk/TBpqq6oxOlhJbJRSqSkCJOTq0oHnW1hixU OoVQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=RGmkmxiM; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id 21si8510394eji.148.2021.09.06.11.05.27; Mon, 06 Sep 2021 11:05:51 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=RGmkmxiM; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S235188AbhIFRbo (ORCPT + 99 others); Mon, 6 Sep 2021 13:31:44 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:45802 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229774AbhIFRbo (ORCPT ); Mon, 6 Sep 2021 13:31:44 -0400 Received: from mail-pg1-x535.google.com (mail-pg1-x535.google.com [IPv6:2607:f8b0:4864:20::535]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 4BC8BC061575 for ; Mon, 6 Sep 2021 10:30:39 -0700 (PDT) Received: by mail-pg1-x535.google.com with SMTP id t1so7417653pgv.3 for ; Mon, 06 Sep 2021 10:30:39 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=date:from:to:cc:subject:message-id:references:mime-version :content-disposition:in-reply-to; bh=Ve3nLIR5+HoJwsvCqpuAzNXwK/WS9JyQ36PaVpWuXUM=; b=RGmkmxiMTWsdt/mhgkr9bjemf0vw3LYjDW7B5iHA86olQHwi0pmfMDDL6QMDEKn084 +CiAXs5hZYZXpFYLt9+mWPUFb+Gjh+ZMsgJpiDFFHtDqH9GKPXr3k4m9hTC9MAv4CM1j TwA6PphOucyMc0nd0W0Ke8QZPeLoHmxCYrn0p2e2jVtDwoV8roLPJZLQnC5cbGR7LXMv zzIMVTki+FyPPavkgknRtqvrPjwDhAfyCK2tsSD7+q0YMDPvAhf6IgAnVBwDn+js0vhu i+TRWOpn7ui0KN2RL0X+ABEDcSM2qvidZm+xBKX0BKOuX3awwErhTp6TAEAXAWecZ6N6 qetw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:date:from:to:cc:subject:message-id:references :mime-version:content-disposition:in-reply-to; bh=Ve3nLIR5+HoJwsvCqpuAzNXwK/WS9JyQ36PaVpWuXUM=; b=AvGGiO+CUz9Puj7N23PCo42UI4jwrQdW2GGYwviLIssIgac9P1vf860ijnfCYes9C/ Y73DqgXDlHJAVMhIy+tqSolpLYYxLBEdn/Cm5qhYq0/ClULDmSyVPniRHhZg1KOJCS2+ 2zKgOObbr5sRE+Y/Lw2ILofcpmqwEtQOvAsB/lwEd5BLOt+Fp2UsM1SAJ6WhgaJUMnTR ej7o+K4JyWehiiHDfzy92nZw+76cJa+3cJdcxz7H+UXbWiWaMD3Ck0gxU6D1gKyyfVJi XdvKVHPqwvmEl0AwpWGoCdsHXGmbsKwTSZ3AtsNWL7/p+z8/spjItzwlH0jv2WNDIwuw m3PA== X-Gm-Message-State: AOAM533uT9PmxnEWvUCNPXi7zOgDWXD5MpugZ0IlTDam5znhKcpEtJcN cKoHmQhGGCVPuwa9R6Uk0tKBH1XglkA/KA== X-Received: by 2002:a63:d806:: with SMTP id b6mr13249040pgh.395.1630949438489; Mon, 06 Sep 2021 10:30:38 -0700 (PDT) Received: from p14s (S0106889e681aac74.cg.shawcable.net. [68.147.0.187]) by smtp.gmail.com with ESMTPSA id w16sm8589394pff.130.2021.09.06.10.30.36 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 06 Sep 2021 10:30:37 -0700 (PDT) Date: Mon, 6 Sep 2021 11:30:34 -0600 From: Mathieu Poirier To: Qi Liu Cc: suzuki.poulose@arm.com, mike.leach@linaro.org, coresight@lists.linaro.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linuxarm@huawei.com Subject: Re: [PATCH 2/2] coresight: ultrasoc: Add System Memory Buffer driver Message-ID: <20210906173034.GC1228692@p14s> References: <20210719111737.47891-1-liuqi115@huawei.com> <20210719111737.47891-3-liuqi115@huawei.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20210719111737.47891-3-liuqi115@huawei.com> Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Good morning Liu, On Mon, Jul 19, 2021 at 07:17:37PM +0800, Qi Liu wrote: > This patch adds driver for Ultrasoc SMB(System Memory Buffer) > device. SMB provides a way to buffer messages from ETM, and > store these CPU instructions in system memory. > > Signed-off-by: Qi Liu > --- > MAINTAINERS | 7 + > drivers/hwtracing/coresight/Kconfig | 3 + > drivers/hwtracing/coresight/Makefile | 2 + > drivers/hwtracing/coresight/ultrasoc/Kconfig | 12 + > drivers/hwtracing/coresight/ultrasoc/Makefile | 6 + > .../coresight/ultrasoc/ultrasoc-smb.c | 722 ++++++++++++++++++ > .../coresight/ultrasoc/ultrasoc-smb.h | 142 ++++ > 7 files changed, 894 insertions(+) > create mode 100644 drivers/hwtracing/coresight/ultrasoc/Kconfig > create mode 100644 drivers/hwtracing/coresight/ultrasoc/Makefile > create mode 100644 drivers/hwtracing/coresight/ultrasoc/ultrasoc-smb.c > create mode 100644 drivers/hwtracing/coresight/ultrasoc/ultrasoc-smb.h > > diff --git a/MAINTAINERS b/MAINTAINERS > index a61f4f3b78a9..2b9a821ee4e8 100644 > --- a/MAINTAINERS > +++ b/MAINTAINERS > @@ -1836,6 +1836,13 @@ F: tools/perf/arch/arm/util/pmu.c > F: tools/perf/util/cs-etm-decoder/* > F: tools/perf/util/cs-etm.* > > +SIEMENS EMBEDDED ANALYTICS DRIVER > +M: Jonathan Zhou > +M: Qi Liu > +S: Supported > +F: Documentation/trace/coresight/ultrasoc-trace.rst > +F: drivers/hwtracing/coresight/ultrasoc/* This IP block embeds itself in the CS architecture and as such I don't think we need a specific subsystem for it. I am perfectly happy with "ultrasoc-smb.c" living in the same directory as the other CS drivers. > + > ARM/CORGI MACHINE SUPPORT > M: Richard Purdie > S: Maintained > diff --git a/drivers/hwtracing/coresight/Kconfig b/drivers/hwtracing/coresight/Kconfig > index 84530fd80998..8d5c413f57bf 100644 > --- a/drivers/hwtracing/coresight/Kconfig > +++ b/drivers/hwtracing/coresight/Kconfig > @@ -187,4 +187,7 @@ config CORESIGHT_TRBE > > To compile this driver as a module, choose M here: the module will be > called coresight-trbe. > + > +source "drivers/hwtracing/coresight/ultrasoc/Kconfig" > + > endif > diff --git a/drivers/hwtracing/coresight/Makefile b/drivers/hwtracing/coresight/Makefile > index d60816509755..f3b9c9705f4d 100644 > --- a/drivers/hwtracing/coresight/Makefile > +++ b/drivers/hwtracing/coresight/Makefile > @@ -24,3 +24,5 @@ obj-$(CONFIG_CORESIGHT_CTI) += coresight-cti.o > obj-$(CONFIG_CORESIGHT_TRBE) += coresight-trbe.o > coresight-cti-y := coresight-cti-core.o coresight-cti-platform.o \ > coresight-cti-sysfs.o > + > +obj-$(CONFIG_ULTRASOC_SMB) += ultrasoc/ > diff --git a/drivers/hwtracing/coresight/ultrasoc/Kconfig b/drivers/hwtracing/coresight/ultrasoc/Kconfig > new file mode 100644 > index 000000000000..5dc5ab0c6d2d > --- /dev/null > +++ b/drivers/hwtracing/coresight/ultrasoc/Kconfig > @@ -0,0 +1,12 @@ > +# SPDX-License-Identifier: MIT > +# > +# ultrasoc configuration > +# > +config ULTRASOC_SMB > + tristate "Ultrasoc System memory buffer drivers" > + depends on ARM64 && CORESIGHT > + help > + This enables support for Ultrasoc System memory buffer drivers s/"support for Ultrasoc"/support for the Ultrasoc" s/"buffer drivers"/"buffer driver" > + that are responsible for receiving the message data from Coresight s/"that are responsible"/"that is responsible" s/"receiving the message data"/"receiving the trace data" > + ETM device and storing these CPU instructions to a system memory > + buffer respectively. ETM devices and storing them to a system buffer. > diff --git a/drivers/hwtracing/coresight/ultrasoc/Makefile b/drivers/hwtracing/coresight/ultrasoc/Makefile > new file mode 100644 > index 000000000000..8469be50fc6a > --- /dev/null > +++ b/drivers/hwtracing/coresight/ultrasoc/Makefile > @@ -0,0 +1,6 @@ > +# SPDX-License-Identifier: GPL-2.0 > +# > +# Makefile for ultrasoc drivers. > +# > + > +obj-$(CONFIG_ULTRASOC_SMB) += ultrasoc-smb.o > diff --git a/drivers/hwtracing/coresight/ultrasoc/ultrasoc-smb.c b/drivers/hwtracing/coresight/ultrasoc/ultrasoc-smb.c > new file mode 100644 > index 000000000000..7d9e40c80b82 > --- /dev/null > +++ b/drivers/hwtracing/coresight/ultrasoc/ultrasoc-smb.c > @@ -0,0 +1,722 @@ > +// SPDX-License-Identifier: MIT > +/* > + * Copyright (C) 2021 Hisilicon Limited Permission is hereby granted, free of > + * charge, to any person obtaining a copy of this software and associated > + * documentation files (the "Software"), to deal in the Software without > + * restriction, including without limitation the rights to use, copy, modify, > + * merge, publish, distribute, sublicense, and/or sell copies of the Software, > + * and to permit persons to whom the Software is furnished to do so, subject > + * to the following conditions: > + * > + * The above copyright notice and this permission notice shall be included in > + * all copies or substantial portions of the Software. > + * > + * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR > + * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, > + * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE > + * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER > + * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING > + * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS > + * IN THE SOFTWARE. > + * > + * Code herein communicates with and accesses proprietary hardware which is > + * licensed intellectual property (IP) belonging to Siemens Digital Industries > + * Software Ltd. > + * > + * Siemens Digital Industries Software Ltd. asserts and reserves all rights to > + * their intellectual property. This paragraph may not be removed or modified > + * in any way without permission from Siemens Digital Industries Software Ltd. > + */ The SPDX license identifier was created to remove these long copyright notices. Please look at other examples in the kernel and do the same here. > + > +#include > +#include > +#include > +#include > +#include > +#include > + > +#include "ultrasoc-smb.h" > + > +static inline int smb_hw_buffer_empty(struct smb_drv_data *drvdata) > +{ > + u32 buf_status = readl(drvdata->base + SMB_LB_INT_STS); > + > + return buf_status & BIT(0) ? 0 : 1; > +} > + > +static inline int smb_buffer_pointer_pos(struct smb_drv_data *drvdata) > +{ Please make the return type a bool. > + u32 wr_offset, rd_offset; > + > + wr_offset = readl(drvdata->base + SMB_LB_WR_ADDR); > + rd_offset = readl(drvdata->base + SMB_LB_RD_ADDR); > + return wr_offset == rd_offset; > +} > + > +static inline int smb_hw_buffer_full(struct smb_drv_data *drvdata) > +{ > + return smb_buffer_pointer_pos(drvdata) && !smb_hw_buffer_empty(drvdata); > +} > + > +static inline void smb_clear_buf_status(struct smb_drv_data *drvdata) > +{ > + struct smb_data_buffer *sdb = &drvdata->smb_db; > + > + if (smb_buffer_pointer_pos(drvdata) && !sdb->to_copy) > + writel(0xf, drvdata->base + SMB_LB_INT_STS); Why is there anything to clear if the read and write pointers are the same and there is nothing to copy? I have to ask because there is no comments describing why this is done. Overall this driver is hard to review because it lacks comments, which often forces me to guess what is going on. It also takes me twice as much time because, again, I have to guess. > +} > + > +static void smb_update_hw_write_size(struct smb_drv_data *drvdata) > +{ > + struct smb_data_buffer *sdb = &drvdata->smb_db; > + u32 write_offset, write_base; > + > + sdb->lost = false; > + writel(0x1, drvdata->base + SMB_LB_PURGE); > + if (smb_hw_buffer_empty(drvdata)) { > + sdb->to_copy = 0; > + return; > + } > + > + if (smb_hw_buffer_full(drvdata)) { > + sdb->to_copy = sdb->buf_size; > + return; > + } > + > + write_base = sdb->buf_base_phys & SMB_BUF_WRITE_BASE; > + write_offset = readl(drvdata->base + SMB_LB_WR_ADDR) - write_base; > + sdb->to_copy = CIRC_CNT(write_offset, sdb->rd_offset, sdb->buf_size); > +} > + > +static int smb_open(struct inode *inode, struct file *file) > +{ > + struct smb_drv_data *drvdata = container_of(file->private_data, > + struct smb_drv_data, miscdev); > + > + if (local_cmpxchg(&drvdata->reading, 0, 1)) > + return -EBUSY; The reading flag is set properly but from looking at the code there is nothing that prevents a perf session from using the SMB device while reading is happening from sysfs. > + > + smb_update_hw_write_size(drvdata); > + return 0; > +} > + > +static ssize_t smb_read(struct file *file, char __user *data, > + size_t len, loff_t *ppos) > +{ > + struct smb_drv_data *drvdata = container_of(file->private_data, > + struct smb_drv_data, miscdev); > + struct smb_data_buffer *sdb = &drvdata->smb_db; > + struct device *dev = &drvdata->csdev->dev; > + unsigned long to_copy = sdb->to_copy; > + > + if (!to_copy) { > + smb_update_hw_write_size(drvdata); > + to_copy = sdb->to_copy; > + if (!to_copy) > + return to_copy; > + } > + > + to_copy = min(to_copy, len); > + /* > + * if the read needs to cross the boundary of the data buffer, copy > + * last datas of the buffer to user > + */ > + if (sdb->rd_offset + to_copy > sdb->buf_size) > + to_copy = sdb->buf_size - sdb->rd_offset; > + > + if (copy_to_user(data, (void *)sdb->buf_base + sdb->rd_offset, to_copy)) { > + dev_dbg(dev, "Failed to copy data to user.\n"); > + return -EFAULT; > + } > + > + *ppos += to_copy; > + sdb->rd_offset += to_copy; > + sdb->rd_offset %= sdb->buf_size; > + sdb->to_copy -= to_copy; > + > + /* update the read point */ > + writel(sdb->buf_base_phys + sdb->rd_offset, > + drvdata->base + SMB_LB_RD_ADDR); > + smb_clear_buf_status(drvdata); > + dev_dbg(dev, "%lu bytes copied.\n", to_copy); > + > + return to_copy; > +} > + > +static int smb_release(struct inode *inode, struct file *file) > +{ > + struct smb_drv_data *drvdata = container_of(file->private_data, > + struct smb_drv_data, miscdev); > + local_set(&drvdata->reading, 0); > + return 0; > +} > + > +static const struct file_operations smb_fops = { > + .owner = THIS_MODULE, > + .open = smb_open, > + .read = smb_read, > + .release = smb_release, > + .llseek = no_llseek, > +}; > + > +smb_simple_func(struct smb_drv_data, read_pos, SMB_LB_RD_ADDR); > +smb_simple_func(struct smb_drv_data, write_pos, SMB_LB_WR_ADDR); > +smb_simple_func(struct smb_drv_data, buf_status, SMB_LB_INT_STS); > + > +static struct attribute *smb_sink_attrs[] = { > + &dev_attr_read_pos.attr, > + &dev_attr_write_pos.attr, > + &dev_attr_buf_status.attr, > + NULL, > +}; > + > +static const struct attribute_group smb_sink_group = { > + .attrs = smb_sink_attrs, > + .name = "status", > +}; > + > +static const struct attribute_group *smb_sink_groups[] = { > + &smb_sink_group, > + NULL, > +}; > + > +static ssize_t com_mux_store(struct device *dev, struct device_attribute *attr, > + const char *buf, size_t size) > +{ > + struct smb_drv_data *drvdata = dev_get_drvdata(dev); > + long val; > + int ret; > + > + ret = kstrtol(buf, 0, &val); > + if (ret) > + return -EINVAL; > + > + writel(val & 0xffffffff, drvdata->com_mux); > + return size; > +} > + > +static ssize_t com_mux_show(struct device *dev, struct device_attribute *attr, > + char *buf) > +{ > + struct smb_drv_data *drvdata = dev_get_drvdata(dev); > + > + return sysfs_emit(buf, "0x%x\n", readl(drvdata->com_mux)); > +} > +static DEVICE_ATTR_RW(com_mux); > + > +static struct attribute *ultrasoc_com_mux_attr[] = { > + &dev_attr_com_mux.attr, > + NULL, > +}; > + > +static const struct attribute_group ultrasoc_com_mux_group = { > + .attrs = ultrasoc_com_mux_attr, > +}; > + > +static const struct attribute_group *ultrasoc_smb_global_groups[] = { > + &ultrasoc_com_mux_group, > + NULL, > +}; > + > +static int smb_init_data_buffer(struct platform_device *pdev, > + struct smb_data_buffer *sdb) > +{ > + struct resource *res; > + > + res = platform_get_resource(pdev, IORESOURCE_MEM, 1); > + if (IS_ERR(res)) { > + dev_err(&pdev->dev, "SMB device without data buffer.\n"); > + return -EINVAL; return ret; > + } > + > + sdb->buf_base_phys = res->start; > + sdb->buf_size = resource_size(res); > + if (sdb->buf_size == 0) > + return -EINVAL; > + > + sdb->buf_base = devm_ioremap_resource(&pdev->dev, res); > + if (sdb->buf_base == NULL) > + return -ENOMEM; Look at the kernel documentation on how to properly use devm_ioremap_resource(). > + > + return 0; > +} > + > +static int smb_set_buffer(struct coresight_device *csdev, > + struct perf_output_handle *handle); Remove this forward declaration and move smb_set_buffer() before smb_enable_perf(). > + > +static void smb_enable_hw(struct smb_drv_data *drvdata) > +{ > + writel(0x1, drvdata->base + SMB_GLOBAL_EN); > +} > + > +static void smb_disable_hw(struct smb_drv_data *drvdata) > +{ > + writel(0x1, drvdata->base + SMB_LB_PURGE); > + writel(0x0, drvdata->base + SMB_GLOBAL_EN); > +} > + > +static int smb_enable_sysfs(struct coresight_device *csdev) > +{ > + struct smb_drv_data *drvdata = dev_get_drvdata(csdev->dev.parent); > + unsigned long flags; > + int ret = 0; > + > + WARN_ON_ONCE(drvdata == NULL); > + > + spin_lock_irqsave(&drvdata->spinlock, flags); > + > + /* Don't messup with perf sessions. */ > + if (drvdata->mode == CS_MODE_PERF) { > + ret = -EBUSY; > + goto out; > + } > + > + if (drvdata->mode == CS_MODE_DISABLED) { > + smb_enable_hw(drvdata); > + drvdata->mode = CS_MODE_SYSFS; > + } > + atomic_inc(csdev->refcnt); > +out: > + spin_unlock_irqrestore(&drvdata->spinlock, flags); > + return ret; > +} > + > +static int smb_enable_perf(struct coresight_device *csdev, void *data) > +{ > + struct smb_drv_data *drvdata = dev_get_drvdata(csdev->dev.parent); > + struct device *dev = &drvdata->csdev->dev; > + struct perf_output_handle *handle = data; > + unsigned long flags; > + int ret = 0; > + pid_t pid; > + > + spin_lock_irqsave(&drvdata->spinlock, flags); > + if (drvdata->mode == CS_MODE_SYSFS) { > + dev_err(dev, "Device is already in used by sysfs.\n"); > + ret = -EBUSY; > + goto out; > + } > + > + /* Get a handle on the pid of the target process*/ > + pid = task_pid_nr(handle->event->owner); > + if (drvdata->pid != -1 && drvdata->pid != pid) { > + ret = -EBUSY; > + goto out; > + } > + > + /* > + * No HW configuration is needed if the sink is already in > + * use for this session. > + */ > + if (drvdata->pid == pid) { > + atomic_inc(csdev->refcnt); > + goto out; > + } > + > + /* > + * We don't have an internal state to clean up if we fail to setup > + * the perf buffer. So we can perform the step before we turn the > + * ETB on and leave without cleaning up. > + */ > + ret = smb_set_buffer(csdev, handle); > + if (ret) > + goto out; > + > + smb_enable_hw(drvdata); > + drvdata->pid = pid; > + drvdata->mode = CS_MODE_PERF; > + atomic_inc(csdev->refcnt); > +out: > + spin_unlock_irqrestore(&drvdata->spinlock, flags); > + return ret; > +} > + > +static int smb_enable(struct coresight_device *csdev, u32 mode, void *data) > +{ > + int ret; > + > + switch (mode) { > + case CS_MODE_SYSFS: > + ret = smb_enable_sysfs(csdev); > + break; > + case CS_MODE_PERF: > + ret = smb_enable_perf(csdev, data); > + break; > + default: > + ret = -EINVAL; > + break; > + } > + > + if (ret) > + return ret; > + > + dev_dbg(&csdev->dev, "Ultrasoc smb enabled.\n"); > + > + return 0; > +} > + > +static int smb_disable(struct coresight_device *csdev) > +{ > + struct smb_drv_data *drvdata = dev_get_drvdata(csdev->dev.parent); > + struct smb_data_buffer *sdb = &drvdata->smb_db; > + unsigned long flags; > + u64 write_base; > + > + spin_lock_irqsave(&drvdata->spinlock, flags); > + > + if (atomic_dec_return(csdev->refcnt)) { > + spin_unlock_irqrestore(&drvdata->spinlock, flags); > + return -EBUSY; > + } > + > + /* Complain if we (somehow) got out of sync */ > + WARN_ON_ONCE(drvdata->mode == CS_MODE_DISABLED); > + smb_disable_hw(drvdata); > + > + if (drvdata->mode == CS_MODE_PERF) { > + write_base = sdb->buf_base_phys & SMB_BUF_WRITE_BASE; > + sdb->rd_offset = readl(drvdata->base + SMB_LB_WR_ADDR) - write_base; > + writel(sdb->buf_base_phys + sdb->rd_offset, > + drvdata->base + SMB_LB_RD_ADDR); > + } > + > + /* Dissociate from the target process. */ > + drvdata->pid = -1; > + drvdata->mode = CS_MODE_DISABLED; > + spin_unlock_irqrestore(&drvdata->spinlock, flags); > + > + dev_dbg(&csdev->dev, "Ultrasoc smb disabled.\n"); > + return 0; > +} > + > +static void smb_set_default_hw(struct smb_drv_data *drvdata) > +{ > + struct smb_data_buffer *sdb = &drvdata->smb_db; > + u32 value, base_hi, base_lo, limit_lo; > + > + /* first disable smb and clear the status of SMB buffer */ > + smb_disable_hw(drvdata); > + smb_clear_buf_status(drvdata); > + > + /* using smb in single-end mode, and set other configures default */ > + value = SMB_BUF_CFG_STREAMING | SMB_BUF_SINGLE_END | SMB_BUF_ENABLE; > + writel(value, drvdata->base + SMB_LB_CFG_LO); > + value = SMB_MSG_FILTER(0x0, 0xff); > + writel(value, drvdata->base + SMB_LB_CFG_HI); > + > + writel(HISI_SMB_GLOBAL_CFG, drvdata->base + SMB_GLOBAL_CFG); > + writel(HISI_SMB_GLB_INT_CFG, drvdata->base + SMB_GLOBAL_INT); > + writel(HISI_SMB_BUF_INT_CFG, drvdata->base + SMB_LB_INT_CTRL); > + > + /* config hardware registers according to physical base of SMB buffer */ > + base_hi = sdb->buf_base_phys >> 32; > + base_lo = sdb->buf_base_phys & SMB_BUF_WRITE_BASE; > + limit_lo = base_lo + sdb->buf_size; > + writel(base_lo, drvdata->base + SMB_LB_BASE_LO); > + writel(base_hi, drvdata->base + SMB_LB_BASE_HI); > + writel(limit_lo, drvdata->base + SMB_LB_LIMIT); > + > + /* initial hardware read-ptr address*/ > + writel(base_lo, drvdata->base + SMB_LB_RD_ADDR); > +} > + > +static void *smb_alloc_buffer(struct coresight_device *csdev, > + struct perf_event *event, void **pages, > + int nr_pages, bool overwrite) Indentation problems > +{ > + struct cs_buffers *buf; > + int node; > + > + node = (event->cpu == -1) ? NUMA_NO_NODE : cpu_to_node(event->cpu); > + buf = kzalloc_node(sizeof(struct cs_buffers), GFP_KERNEL, node); > + if (!buf) > + return NULL; > + > + buf->snapshot = overwrite; > + buf->nr_pages = nr_pages; > + buf->data_pages = pages; > + > + return buf; > +} > + > +static void smb_free_buffer(void *config) > +{ > + struct cs_buffers *buf = config; > + > + kfree(buf); > +} > + > +static int smb_set_buffer(struct coresight_device *csdev, > + struct perf_output_handle *handle) Indentation > +{ > + struct cs_buffers *buf = etm_perf_sink_config(handle); > + u32 head; > + > + if (!buf) > + return -EINVAL; > + > + /* wrap head around to the amount of space we have */ > + head = handle->head & ((buf->nr_pages << PAGE_SHIFT) - 1); > + > + /* find the page to write to and offset within that page */ > + buf->cur = head / PAGE_SIZE; > + buf->offset = head % PAGE_SIZE; > + > + local_set(&buf->data_size, 0); > + > + return 0; > +} > + > +static void smb_sync_perf_buffer(struct smb_drv_data *drvdata, > + struct cs_buffers *buf, unsigned long to_copy) > +{ > + struct smb_data_buffer *sdb = &drvdata->smb_db; > + char **dst_pages = (char **)buf->data_pages; > + u32 buf_offset = buf->offset; > + u32 cur = buf->cur; > + u32 bytes; > + > + while (to_copy > 0) { > + /* > + * if the read needs to cross the boundary of the data buffer, > + * copy last datas of the buffer to user > + */ > + if (sdb->rd_offset + PAGE_SIZE - buf_offset > sdb->buf_size) > + bytes = sdb->buf_size - sdb->rd_offset; > + else > + bytes = min(to_copy, PAGE_SIZE - buf_offset); > + > + memcpy_fromio(dst_pages[cur] + buf_offset, > + sdb->buf_base + sdb->rd_offset, bytes); > + > + buf_offset += bytes; > + if (buf_offset >= PAGE_SIZE) { > + buf_offset = 0; > + cur++; > + cur %= buf->nr_pages; > + } > + to_copy -= bytes; > + /* ensure memcpy finished before update the read pointer */ > + sdb->rd_offset += bytes; > + sdb->rd_offset %= sdb->buf_size; > + } > + > + writel(sdb->buf_base_phys + sdb->rd_offset, > + drvdata->base + SMB_LB_RD_ADDR); > + sdb->to_copy = to_copy; > +} > + > +static unsigned long smb_update_buffer(struct coresight_device *csdev, > + struct perf_output_handle *handle, void *sink_config) Indentation > +{ > + struct smb_drv_data *drvdata = dev_get_drvdata(csdev->dev.parent); > + struct smb_data_buffer *sdb = &drvdata->smb_db; > + struct cs_buffers *buf = sink_config; > + u64 to_copy; > + > + if (!buf) > + return 0; > + > + smb_update_hw_write_size(drvdata); > + to_copy = sdb->to_copy; > + if (to_copy > handle->size) { > + sdb->rd_offset += (to_copy - handle->size); > + sdb->rd_offset %= sdb->buf_size; > + to_copy = handle->size; > + sdb->lost = true; > + } > + > + smb_sync_perf_buffer(drvdata, buf, to_copy); > + smb_clear_buf_status(drvdata); > + if (!buf->snapshot && sdb->lost) > + perf_aux_output_flag(handle, PERF_AUX_FLAG_TRUNCATED); > + > + return to_copy; > +} > + > +static const struct coresight_ops_sink smb_cs_ops = { > + .enable = smb_enable, > + .disable = smb_disable, > + .alloc_buffer = smb_alloc_buffer, > + .free_buffer = smb_free_buffer, > + .update_buffer = smb_update_buffer, > +}; > + > +static const struct coresight_ops cs_ops = { > + .sink_ops = &smb_cs_ops, > +}; > + > +static int smb_init_res(struct platform_device *pdev, > + struct smb_drv_data *drvdata) > +{ > + struct smb_data_buffer *sdb; > + int ret; > + > + sdb = &drvdata->smb_db; > + drvdata->base = devm_platform_ioremap_resource(pdev, 0); > + if (IS_ERR(drvdata->base)) { > + dev_err(&pdev->dev, "Failed to ioremap resource.\n"); > + return PTR_ERR(drvdata->base); > + } > + > + ret = smb_init_data_buffer(pdev, sdb); > + if (ret) { > + dev_err(&pdev->dev, "Failed to init buffer, ret = %d.\n", ret); > + return ret; > + } > + > + drvdata->com_mux = devm_platform_ioremap_resource(pdev, 2); > + if (IS_ERR(drvdata->com_mux)) { > + dev_err(&pdev->dev, "Failed to ioremap com_mux.\n"); > + return PTR_ERR(drvdata->com_mux); > + } What is the com_mux? I'm assuming it stands for "communication multiplexor" but I have no clue what is does because there isn't any comments for it. > + > + return ret; > +} > + > +DEFINE_CORESIGHT_DEVLIST(sink_devs, "sink_smb"); Move this to the top of the file please. > +static int smb_register_sink(struct platform_device *pdev, > + struct smb_drv_data *drvdata) > +{ > + struct coresight_platform_data *pdata = NULL; > + struct coresight_desc desc = { 0 }; > + int ret; > + > + pdata = coresight_get_platform_data(&pdev->dev); > + if (IS_ERR(pdata)) > + return PTR_ERR(pdata); > + > + drvdata->dev->platform_data = pdata; I don't see why this is needed. csdev->dev.parent will have that information. > + desc.type = CORESIGHT_DEV_TYPE_SINK; > + desc.subtype.sink_subtype = CORESIGHT_DEV_SUBTYPE_SINK_BUFFER; > + desc.ops = &cs_ops; > + desc.pdata = pdata; > + desc.dev = &pdev->dev; > + desc.groups = smb_sink_groups; > + desc.name = coresight_alloc_device_name(&sink_devs, &pdev->dev); > + if (!desc.name) { > + dev_err(&pdev->dev, "Failed to alloc coresight device name."); > + return -ENOMEM; > + } > + > + drvdata->csdev = coresight_register(&desc); > + if (IS_ERR(drvdata->csdev)) > + return PTR_ERR(drvdata->csdev); > + > + drvdata->miscdev.name = desc.name; > + drvdata->miscdev.minor = MISC_DYNAMIC_MINOR; > + drvdata->miscdev.fops = &smb_fops; > + ret = misc_register(&drvdata->miscdev); > + if (ret) { > + coresight_unregister(drvdata->csdev); > + dev_err(&pdev->dev, "Failed to register misc, ret=%d\n", ret); > + } > + > + return ret; > +} > + > +static void smb_unregister_sink(struct smb_drv_data *drvdata) > +{ > + misc_deregister(&drvdata->miscdev); > + coresight_unregister(drvdata->csdev); > +} > + > +/* > + * Send ultrasoc messge to control hardwares on the tracing path, > + * using DSM calls to avoid exposing ultrasoc message format. > + */ > +static int smb_config_inport(struct smb_drv_data *drvdata, bool enable) > +{ > + struct device *dev = drvdata->dev; > + u32 flag = enable ? 1 : 0; > + union acpi_object *obj; > + guid_t guid; > + > + if (guid_parse("82ae1283-7f6a-4cbe-aa06-53e8fb24db18", &guid)) { > + dev_err(dev, "Get GUID failed.\n"); > + return -EINVAL; > + } > + > + obj = acpi_evaluate_dsm(ACPI_HANDLE(dev), &guid, 0, flag, NULL); > + if (!obj) > + dev_err(dev, "ACPI handle failed!\n"); > + > + ACPI_FREE(obj); > + > + return 0; > +} > + > +static int smb_probe(struct platform_device *pdev) > +{ > + struct smb_drv_data *drvdata; > + int ret; > + > + drvdata = devm_kzalloc(&pdev->dev, sizeof(*drvdata), GFP_KERNEL); > + if (!drvdata) > + return -ENOMEM; > + > + ret = smb_init_res(pdev, drvdata); > + if (ret) > + return ret; > + > + /* > + * Switch commucator mux to ultrasoc communicator, so SMB s/commucator/communicator > + * could receive hardware tracing data. > + */ > + writel(US_SELECT_ONCHIP, drvdata->com_mux); Same comment as above - I have no clue why this is needed because there is no documentation. > + > + smb_set_default_hw(drvdata); > + spin_lock_init(&drvdata->spinlock); > + drvdata->dev = &pdev->dev; As fas as I can tell drvdata::dev is not needed. > + drvdata->pid = -1; > + > + ret = smb_register_sink(pdev, drvdata); > + if (ret) { > + dev_err(&pdev->dev, "failed to register smb sink.\n"); > + return ret; > + } > + > + ret = smb_config_inport(drvdata, true); > + if (ret) { > + smb_unregister_sink(drvdata); > + return ret; > + } > + > + platform_set_drvdata(pdev, drvdata); > + return 0; > +} > + > +static int smb_remove(struct platform_device *pdev) > +{ > + struct smb_drv_data *drvdata = platform_get_drvdata(pdev); > + int ret; > + > + ret = smb_config_inport(drvdata, false); > + if (ret) > + return ret; > + > + smb_unregister_sink(drvdata); > + return 0; > +} > + > +static const struct acpi_device_id ultrasoc_smb_acpi_match[] = { > + {"HISI03A1", }, > + {}, > +}; > +MODULE_DEVICE_TABLE(acpi, ultrasoc_smb_acpi_match); > + > +static struct platform_driver smb_driver = { > + .driver = { > + .name = "ultrasoc,smb", > + .acpi_match_table = ultrasoc_smb_acpi_match, Please use ACPI_PTR() > + .dev_groups = ultrasoc_smb_global_groups, Why is this here at all? From the code in smb_probe() it seems like changing the setting done by the driver will prevent the HW from working properly. > + }, > + .probe = smb_probe, > + .remove = smb_remove, > +}; > +module_platform_driver(smb_driver); > + > +MODULE_DESCRIPTION("Ultrasoc smb driver"); > +MODULE_LICENSE("Dual MIT/GPL"); > +MODULE_AUTHOR("Jonathan Zhou "); > +MODULE_AUTHOR("Qi Liu "); > diff --git a/drivers/hwtracing/coresight/ultrasoc/ultrasoc-smb.h b/drivers/hwtracing/coresight/ultrasoc/ultrasoc-smb.h > new file mode 100644 > index 000000000000..fed086cc66db > --- /dev/null > +++ b/drivers/hwtracing/coresight/ultrasoc/ultrasoc-smb.h > @@ -0,0 +1,142 @@ > +/* SPDX-License-Identifier: MIT */ > +/* > + * Copyright (C) 2021 Hisilicon Limited Permission is hereby granted, free of > + * charge, to any person obtaining a copy of this software and associated > + * documentation files (the "Software"), to deal in the Software without > + * restriction, including without limitation the rights to use, copy, modify, > + * merge, publish, distribute, sublicense, and/or sell copies of the Software, > + * and to permit persons to whom the Software is furnished to do so, subject > + * to the following conditions: > + * > + * The above copyright notice and this permission notice shall be included in > + * all copies or substantial portions of the Software. > + * > + * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR > + * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, > + * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE > + * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER > + * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING > + * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS > + * IN THE SOFTWARE. > + * > + * Code herein communicates with and accesses proprietary hardware which is > + * licensed intellectual property (IP) belonging to Siemens Digital Industries > + * Software Ltd. > + * > + * Siemens Digital Industries Software Ltd. asserts and reserves all rights to > + * their intellectual property. This paragraph may not be removed or modified > + * in any way without permission from Siemens Digital Industries Software Ltd. > + */ Same comment as above > + > +#ifndef _ULTRASOC_SMB_H > +#define _ULTRASOC_SMB_H > + > +#include > +#include > +#include > + > +#include "../coresight-etm-perf.h" > +#include "../coresight-priv.h" > + > +#define SMB_GLOBAL_CFG 0X0 > +#define SMB_GLOBAL_EN 0X4 > +#define SMB_GLOBAL_INT 0X8 > +#define SMB_LB_CFG_LO 0X40 > +#define SMB_LB_CFG_HI 0X44 > +#define SMB_LB_INT_CTRL 0X48 > +#define SMB_LB_INT_STS 0X4C > +#define SMB_LB_BASE_LO 0X50 > +#define SMB_LB_BASE_HI 0X54 > +#define SMB_LB_LIMIT 0X58 > +#define SMB_LB_RD_ADDR 0X5C > +#define SMB_LB_WR_ADDR 0X60 > +#define SMB_LB_PURGE 0X64 > + > +#define SMB_MSG_LC(lc) ((lc & 0x3) << 2) > +#define SMB_BST_LEN(len) (((len - 1) & 0xff) << 4) > +/* idle message injection timer period */ > +#define SMB_IDLE_PRD(period) (((period - 216) & 0xf) << 12) > +#define SMB_MEM_WR(credit, rate) (((credit & 0x3) << 16) | ((rate & 0xf) << 18)) > +#define SMB_MEM_RD(credit, rate) (((credit & 0x3) << 22) | ((rate & 0xf) << 24)) > +#define HISI_SMB_GLOBAL_CFG \ > + (SMB_MSG_LC(0) | SMB_IDLE_PRD(231) | SMB_MEM_WR(0x3, 0x0) | \ > + SMB_MEM_RD(0x3, 0x6) | SMB_BST_LEN(16)) This is really hard to read... #define HISI_SMB_GLOBAL_CFG (SMB_MSG_LC(0) | SMB_IDLE_PRD(231) | \ SMB_MEM_WR(0x3, 0x0) | SMB_MEM_RD(0x3, 0x6) | \ SMB_BST_LEN(16)) > +#define SMB_INT_ENABLE BIT(0) > +#define SMB_INT_TYPE_PULSE BIT(1) > +#define SMB_INT_POLARITY_HIGH BIT(2) > +#define HISI_SMB_GLB_INT_CFG (SMB_INT_ENABLE | SMB_INT_TYPE_PULSE | \ > + SMB_INT_POLARITY_HIGH) Indentation problem on the second line > + > +/* logic buffer config register low 32b */ > +#define SMB_BUF_ENABLE BIT(0) > +#define SMB_BUF_SINGLE_END BIT(1) > +#define SMB_BUF_INIT BIT(8) > +#define SMB_BUF_CONTINUOUS BIT(11) > +#define SMB_FLOW_MASK GENMASK(19, 16) > +#define SMB_BUF_CFG_STREAMING \ > + (SMB_BUF_INIT | SMB_BUF_CONTINUOUS | SMB_FLOW_MASK) > +#define SMB_BUF_WRITE_BASE GENMASK(31, 0) > + > +/* logic buffer config register high 32b */ > +#define SMB_MSG_FILTER(lower, upper) ((lower & 0xff) | ((upper & 0xff) << 8)) > +#define SMB_BUF_INT_ENABLE BIT(0) > +#define SMB_BUF_NOTE_NOT_EMPTY BIT(8) > +#define SMB_BUF_NOTE_BLOCK_AVAIL BIT(9) > +#define SMB_BUF_NOTE_TRIGGERED BIT(10) > +#define SMB_BUF_NOTE_FULL BIT(11) > +#define HISI_SMB_BUF_INT_CFG \ > + (SMB_BUF_INT_ENABLE | SMB_BUF_NOTE_NOT_EMPTY | \ > + SMB_BUF_NOTE_BLOCK_AVAIL | SMB_BUF_NOTE_TRIGGERED | \ > + SMB_BUF_NOTE_FULL) Same as above > + > +#define US_SELECT_ONCHIP 0x3 I can't understand what is happening here without comments > +struct smb_data_buffer { > + /* memory buffer for hardware write */ > + bool lost; > + void __iomem *buf_base; > + u64 buf_base_phys; > + u64 buf_size; > + u64 to_copy; > + u32 rd_offset; > +}; > + > +struct smb_drv_data { > + void __iomem *base; > + void __iomem *com_mux; > + struct device *dev; > + struct smb_data_buffer smb_db; > + /* to register ultrasoc smb as a coresight sink device. */ > + struct coresight_device *csdev; > + spinlock_t spinlock; > + local_t reading; > + pid_t pid; > + u32 mode; > + struct miscdevice miscdev; > +}; This needs to be documented the same way tmc_drvdata and other CS specific structures are. I will stop here for this revision. There are other things I wanted to comment on but I am running out of time for this set, mostly because (as I pointed out above) I have to guess a lot. Thanks, Mathieu > + > +#define SMB_MSG_ALIGH_SIZE 0x400 > + > +static inline struct smb_data_buffer * > + dev_get_smb_data_buffer(struct device *dev) > +{ > + struct smb_drv_data *drvdata = dev_get_drvdata(dev); > + > + if (drvdata) > + return &drvdata->smb_db; > + > + return NULL; > +} > + > +#define smb_simple_func(type, name, offset) \ > +static ssize_t name##_show(struct device *_dev, \ > + struct device_attribute *attr, char *buf) \ > +{ \ > + type *drvdata = dev_get_drvdata(_dev->parent); \ > + u32 val = readl(drvdata->base + offset); \ > + \ > + return sysfs_emit(buf, "0x%x\n", val); \ > +} \ > +static DEVICE_ATTR_RO(name) > + > +#endif > -- > 2.17.1 >