Received: by 2002:a05:6a10:eb17:0:0:0:0 with SMTP id hx23csp3727963pxb; Tue, 7 Sep 2021 06:24:50 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxM0dzSoBqkJmqpOUa9oUXTI/jEZ0GkP3OeWrEK5fSrt0zIAk8EBpaLdBYLYhGmorvga5/l X-Received: by 2002:adf:82b0:: with SMTP id 45mr18426102wrc.161.1631021090657; Tue, 07 Sep 2021 06:24:50 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1631021090; cv=none; d=google.com; s=arc-20160816; b=CdsinQZuWJCNYJUDScbeTOPprjbFqz4WKszlhviuWvRc6LnebbnZMyVYhNiLHBkMY5 FB/j91Eh/C8F+5hTjzVQm9NecKwB925ZtqhBhDV0AEEBzRndkY8d/K1ow+hd9FpEfkbd xooE/nSPyFTnQ66qDvKRU/TzBrS+tHR670hJt7HdHV+K/tky+yV5CeMSpJt9h+K2meFt +w2MVdOVFB5THh5A8JeiJSSVj2nGcycniHYs/kqfja6y8ZrLH88DrjrC3KZV3dWeSr+0 H4kj+JR6KEINZ2aWEky4idMdlw6EGRWvsebIuoTF0xzLxrBqjxw9tUai/Bi0W5xcPxaY JAbg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:in-reply-to:content-disposition:mime-version :references:message-id:subject:cc:to:from:date:dkim-signature; bh=uhC7nzqpqA4nMheQgFCEgMJ6vQ3bkE9hy3QtYBGq9aI=; b=S7C1wIc5bTMkRHInrQhzDHz9BmLx4DjKy3I/KVfoHZi7QjfsgSYKy1vGOGTK7kYMz0 ixg4jZiIcSESv+QJURtA9x0CKV9udNrSYe4HyTwfP+774INIP6m6/K8QXXg/gXJiZzLj uj5apVcOLV8kkGwN8mTDk1XZDsVpYBa+Z3G5eXtoAE8i/A/bYPhyWvkeHS3wjMxavnX9 y9vSSYntJcPoVqnL8CLcjNhhXh/xH8rjHia4h7PfKMN9Od5+KRSVTCRnrdu6OmNe7Oow tfiftK272lJ/Yh09aeckJnPjfhc0gB7FyMQ4g8aKCZ+lHwDqaeejUvrCvtHtRvFGwTcP NhhQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=iy5Pab0m; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id v25si10617574edx.491.2021.09.07.06.24.27; Tue, 07 Sep 2021 06:24:50 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=iy5Pab0m; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232913AbhIGNEq (ORCPT + 99 others); Tue, 7 Sep 2021 09:04:46 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:51356 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1344499AbhIGNEl (ORCPT ); Tue, 7 Sep 2021 09:04:41 -0400 Received: from mail-oo1-xc29.google.com (mail-oo1-xc29.google.com [IPv6:2607:f8b0:4864:20::c29]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 0B5F7C061757 for ; Tue, 7 Sep 2021 06:03:34 -0700 (PDT) Received: by mail-oo1-xc29.google.com with SMTP id y47-20020a4a9832000000b00290fb9f6d3fso2881834ooi.3 for ; Tue, 07 Sep 2021 06:03:34 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=date:from:to:cc:subject:message-id:references:mime-version :content-disposition:in-reply-to; bh=uhC7nzqpqA4nMheQgFCEgMJ6vQ3bkE9hy3QtYBGq9aI=; b=iy5Pab0mOazD/amTTWfY4e/vbO7jZSzp8XFUAEVZF5cdt5JEs2ep1HTTxrt/Zk14pa o/s3v+TTVyd0ak3Z1LZW11YRp+NebeaPuibrA+9DtLlWi5gUzz4QEd2QWsqaztwapLq2 cJITIf3sZo6m4sv2NV0Q3NVHtn3YZ1LOEy46HtKKX/Nts9/SM7sDVwWuTQbGLe0HfADv M8+1AoYk0+oC4BQHkPkfNro6sO0zGvON3xuamnPjeQLKwuBBB25pENgv/UOGw2TUu6pa ii99KCMjSkmG+curuRxyRROdxftAzasoukEQQal97EyGDk6U9tQFgWWFGR0zN++DWKY/ Krpg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:date:from:to:cc:subject:message-id:references :mime-version:content-disposition:in-reply-to; bh=uhC7nzqpqA4nMheQgFCEgMJ6vQ3bkE9hy3QtYBGq9aI=; b=BklBmoXUL+YFXC1gjKubiHmaC4jdiPQLC6w/juuXktJ8YYHBJWaMddCQT4IzXVN34Y Ep3Zz5YAlDguy+E8QCk00iSpR0qHXEoKl2dnjI/KUYUPreXy3WJSAwXXYY6GOTs1QZ8k bM+PXObDbSzr972fYPatb2M856Wayfz7p2cESq/9fMoytBUgDvob5OK3kK9IawR2XyYm tksMtv2N/FQkkK3or+LruLUZkdJJLhWKvlwtDe+VB/FGCgzXRqeVO19ddgn0m/2OxGAS HJNzpBFxVZGu2uBNEhSy/ji7dp8eHMr5tZviFg1EIWKXT27nzZTDBIBOjrF4u9VNfyXt 1Eyw== X-Gm-Message-State: AOAM531JIFGxEhgfqEz/ksij9j52n1+K52r9T9NewK0bapSRRsKXaQCm 2+41vA+Evi4eGx2WRhOzI8edhA== X-Received: by 2002:a4a:dfac:: with SMTP id k12mr17537075ook.41.1631019812044; Tue, 07 Sep 2021 06:03:32 -0700 (PDT) Received: from ripper (104-57-184-186.lightspeed.austtx.sbcglobal.net. [104.57.184.186]) by smtp.gmail.com with ESMTPSA id v10sm2425326otp.25.2021.09.07.06.03.31 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 07 Sep 2021 06:03:31 -0700 (PDT) Date: Tue, 7 Sep 2021 06:04:31 -0700 From: Bjorn Andersson To: AngeloGioacchino Del Regno Cc: agross@kernel.org, robh+dt@kernel.org, linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, konrad.dybcio@somainline.org, marijn.suijten@somainline.org, martin.botka@somainline.org, ~postmarketos/upstreaming@lists.sr.ht, phone-devel@vger.kernel.org, paul.bouchara@somainline.org Subject: Re: [PATCH 1/7] arm64: dts: qcom: Introduce support for MSM8998 Sony Yoshino platform Message-ID: References: <20210903180924.1006044-1-angelogioacchino.delregno@somainline.org> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20210903180924.1006044-1-angelogioacchino.delregno@somainline.org> Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Fri 03 Sep 11:09 PDT 2021, AngeloGioacchino Del Regno wrote: > This commit introduces support for the Sony Yoshino platform, using > the MSM8998 SoC, including: > - Sony Xperia XZ1 (codename Poplar), > - Sony Xperia XZ1 Compact (codename Lilac), > - Sony Xperia XZ Premium (codename Maple). > Nice! > diff --git a/arch/arm64/boot/dts/qcom/msm8998-sony-xperia-yoshino.dtsi b/arch/arm64/boot/dts/qcom/msm8998-sony-xperia-yoshino.dtsi [..] > + vph_pwr: vph-pwr-regulator { > + compatible = "regulator-fixed"; > + regulator-name = "vph_pwr"; > + regulator-always-on; > + regulator-boot-on; > + }; > + > + gpio_keys { Please don't use '_' in node names. > + compatible = "gpio-keys"; > + input-name = "gpio-keys"; > + label = "Side buttons"; > + #address-cells = <1>; > + #size-cells = <0>; > + pinctrl-names = "default"; > + pinctrl-0 = <&vol_down_pin_a>, <&cam_focus_pin_a>, > + <&cam_snapshot_pin_a>; > + vol-down { > + label = "Volume Down"; > + gpios = <&pm8998_gpio 5 GPIO_ACTIVE_LOW>; > + linux,input-type = <1>; > + linux,code = ; > + gpio-key,wakeup; > + debounce-interval = <15>; > + }; > + > + camera-snapshot { > + label = "Camera Snapshot"; > + gpios = <&pm8998_gpio 7 GPIO_ACTIVE_LOW>; > + linux,input-type = <1>; > + linux,code = ; > + debounce-interval = <15>; > + }; > + > + camera-focus { > + label = "Camera Focus"; > + gpios = <&pm8998_gpio 8 GPIO_ACTIVE_LOW>; > + linux,input-type = <1>; > + linux,code = ; > + debounce-interval = <15>; > + }; > + }; > + > + gpio_hall_sensor { Ditto. > + compatible = "gpio-keys"; > + input-name = "hall-sensors"; > + label = "Hall sensors"; > + #address-cells = <1>; > + #size-cells = <0>; > + pinctrl-names = "default"; > + pinctrl-0 = <&hall_sensor0_default>; > + > + hall_sensor0 { And here... > + label = "Cover Hall Sensor"; > + gpios = <&tlmm 124 GPIO_ACTIVE_LOW>; > + linux,input-type = ; > + linux,code = ; > + gpio-key,wakeup; > + debounce-interval = <30>; > + }; > + }; > + > + reserved-memory { > + #address-cells = <2>; > + #size-cells = <2>; > + ranges; > + > + hyp_mem: memory@85800000 { > + reg = <0x0 0x85800000 0x0 0x3700000>; > + no-map; > + }; > + > + cont_splash_mem: cont-splash-region@9d400000 { Is there any reason for not just naming this "memory"? > + reg = <0x0 0x9d400000 0x0 0x2400000>; > + no-map; > + }; > + > + zap_shader_region: gpu@f6400000 { This is also just "memory" here. > + compatible = "shared-dma-pool"; > + reg = <0x0 0xf6400000 0x0 0x2000>; > + no-map; > + }; > + [..] > +&rpm_requests { > + pm8998-regulators { > + compatible = "qcom,rpm-pm8998-regulators"; > + [..] > + vreg_lvs1a_1p8: lvs1 { }; > + vreg_lvs2a_1p8: lvs2 { }; > + Blank line. > + }; > + > + pmi8998-regulators { > + compatible = "qcom,rpm-pmi8998-regulators"; > + > + vdd_bob-supply = <&vph_pwr>; > + > + vreg_bob: bob { > + regulator-min-microvolt = <3312000>; > + regulator-max-microvolt = <3600000>; > + }; > + }; > +}; > + > +&sdhc2 { > + status = "okay"; > + cd-gpios = <&tlmm 95 GPIO_ACTIVE_HIGH>; > + > + vmmc-supply = <&vreg_l21a_2p95>; > + vqmmc-supply = <&vreg_l13a_2p95>; > + > + pinctrl-names = "default", "sleep"; > + pinctrl-0 = <&sdc2_clk_on &sdc2_cmd_on &sdc2_data_on &sdc2_cd_on>; > + pinctrl-1 = <&sdc2_clk_off &sdc2_cmd_off &sdc2_data_off &sdc2_cd_off>; How about grouping these various pins as "sdc2_default_state" and "sdc2_sleep_state"? > +}; > + Regards, Bjorn