Received: by 2002:a05:6a10:eb17:0:0:0:0 with SMTP id hx23csp725861pxb; Wed, 8 Sep 2021 10:49:33 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzPDclFLO77zO74OU0eiRTHXWvZqAZJSakif174BKVjD/oMoA5cacjk6QVk+sUKZE0Hyuv4 X-Received: by 2002:a5d:9253:: with SMTP id e19mr916619iol.35.1631123373800; Wed, 08 Sep 2021 10:49:33 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1631123373; cv=none; d=google.com; s=arc-20160816; b=jlbjjcFgxUF9z4JaJuER/Atsh4ZqU6AGzmepFMBLzF17tjOdKwB8TCKxZ6Fpzto/BE otAVzAI0HqwHu28BGkkGRfjtYx7/X4iBY5tkx/43OsxdTEpsqo5AlDrps08SEEangEUn U6WJUyXJnwxmnwy3KFS/RAQ+HJg5rxspoOQLFzsMF/K7hpPQPRg+04ItYVmeBw2L6umB uK9wgYlmLmXucCCOhWLWPiHzxgrOlMCT59Bj23p/E6JkKibe5+rC/1X9FeeMceNPWk7C fT7O2OxvlwshCSbdcaSRgJGmQY1AVYhQu64CHt48/3waCzN9uyWsmdREUnKg/hTqzvJq tVvw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:to:from :dkim-signature; bh=SzySQXHTaCH/jeJ8V7t+kf/QD6+VmDcSCT1AxKS8udk=; b=LuDLU0v23JQUB/YQWL1DjV17FiL0JUPTqId2Mt+Oalcjh2G5X/nlruffgC6Iodkxgh BplQlzQzp3KBhSPhtD1JslUdzC+i7TAvr7vMDS4dBfuhSCTEETmcE9SY8EFn6Mj70KZB UajE9NdeEAJLkwHQ3/tr32Xs2hmNAfCuAKL25Mi/IwSfej3b0B9wjWI+qie6bBg2iig/ lVOHT5jXS9ITuBo0e/iasWdXbJITaKfqvqPt8eoXewoUoQw/DXhyjfExNOhQM3WXuurv Zax5e/c6TFUbW7h7cxqJi8NMX/k8/FismeDDn5XvH/d90DYlG9m7of9+EiCBiIeywuCG zpmQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@sifive.com header.s=google header.b=DB15qCxo; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id d7si2507580ilg.5.2021.09.08.10.49.16; Wed, 08 Sep 2021 10:49:33 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@sifive.com header.s=google header.b=DB15qCxo; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1350289AbhIHRqu (ORCPT + 99 others); Wed, 8 Sep 2021 13:46:50 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:48462 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1350226AbhIHRqr (ORCPT ); Wed, 8 Sep 2021 13:46:47 -0400 Received: from mail-pg1-x534.google.com (mail-pg1-x534.google.com [IPv6:2607:f8b0:4864:20::534]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 8D95BC061757 for ; Wed, 8 Sep 2021 10:45:39 -0700 (PDT) Received: by mail-pg1-x534.google.com with SMTP id t1so3414819pgv.3 for ; Wed, 08 Sep 2021 10:45:39 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sifive.com; s=google; h=from:to:subject:date:message-id:in-reply-to:references:mime-version :content-transfer-encoding; bh=SzySQXHTaCH/jeJ8V7t+kf/QD6+VmDcSCT1AxKS8udk=; b=DB15qCxohZ22l04+RGbu7grVI6SpFKncc0d6Da+a03aqKMyVGPCzco8oxHHInqeXuc c3iv7eHdGSG3qdb1pH9//EUcGCh7CQptN4+A6BCO6e+4hucI9zbOoJMDRjUJ+EaR5Tj2 17boaXKHiDlr5BPK+IF6dJUHm2VBtHHeMsoH97CWxx7yU/QW9k1jKa1oCS6HT1EplTfc osJnslw+31xFXwPjTr1upqGubxjtHcE7QmuXhR8NhwG7hnNvH8q/AnvHW8CJfpARc2hF i1kNSjpf1g6kexXblCn0uMCg9mbi3RuqQNvIYdqvf/lpmV0NG6FkA7CxKHXZKV6zrT9l WO/Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=SzySQXHTaCH/jeJ8V7t+kf/QD6+VmDcSCT1AxKS8udk=; b=TFGQULtoSbwvF17EP/C9Iqt5uK0CRMC9eRqbfIRc9Pf8dSJ4vlLJp9boCFTE+Af75q SmLaxS+rL3M48nComJoX/Sl+52IgkwvLdjavcpat/VRVokBguWH2vQEPlJ35Nh4uuw6X V67HOjQkmMmcJbSCo+m50JqXvLhi1a4OPmzDkRcL5NJt1+Ag+WtcxbHj95jZGPK8gQ+s JQW7ZHxdZJJCpCjN20GqF+RBS4PyBhxebIP4y6ID3zrPEygQCSvjSLJhHtKDcPEfLwqW E/d6pzcH0sbFT5vxWg1keapJ1oH40d8T8z5nDnP1It843VFxsjjgUYNOm7Nn44VtHfM2 UtuQ== X-Gm-Message-State: AOAM531zMKZq9lhQBDwefLLuOephmq+wrwgOH4pm7YeRLhheRxIFgpP5 DwV6otuOKqmokDsEDOQd0BLw2A== X-Received: by 2002:a62:8fc3:0:b0:405:473a:7461 with SMTP id n186-20020a628fc3000000b00405473a7461mr4984222pfd.28.1631123139133; Wed, 08 Sep 2021 10:45:39 -0700 (PDT) Received: from hsinchu16.internal.sifive.com (59-124-168-89.hinet-ip.hinet.net. [59.124.168.89]) by smtp.gmail.com with ESMTPSA id b5sm3108466pfr.26.2021.09.08.10.45.37 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 08 Sep 2021 10:45:38 -0700 (PDT) From: Greentime Hu To: linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org, aou@eecs.berkeley.edu, palmer@dabbelt.com, paul.walmsley@sifive.com, vincent.chen@sifive.com Subject: [RFC PATCH v8 02/21] riscv: Rename __switch_to_aux -> fpu Date: Thu, 9 Sep 2021 01:45:14 +0800 Message-Id: X-Mailer: git-send-email 2.31.1 In-Reply-To: References: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Guo Ren The name of __switch_to_aux is not clear and rename it with the determine function: __switch_to_fpu. Next we could add other regs' switch. Signed-off-by: Guo Ren Signed-off-by: Guo Ren Reviewed-by: Anup Patel Reviewed-by: Greentime Hu Signed-off-by: Greentime Hu --- arch/riscv/include/asm/switch_to.h | 6 +++--- 1 file changed, 3 insertions(+), 3 deletions(-) diff --git a/arch/riscv/include/asm/switch_to.h b/arch/riscv/include/asm/switch_to.h index 0a3f4f95c555..ec83770b3d98 100644 --- a/arch/riscv/include/asm/switch_to.h +++ b/arch/riscv/include/asm/switch_to.h @@ -45,7 +45,7 @@ static inline void fstate_restore(struct task_struct *task, } } -static inline void __switch_to_aux(struct task_struct *prev, +static inline void __switch_to_fpu(struct task_struct *prev, struct task_struct *next) { struct pt_regs *regs; @@ -65,7 +65,7 @@ static __always_inline bool has_fpu(void) static __always_inline bool has_fpu(void) { return false; } #define fstate_save(task, regs) do { } while (0) #define fstate_restore(task, regs) do { } while (0) -#define __switch_to_aux(__prev, __next) do { } while (0) +#define __switch_to_fpu(__prev, __next) do { } while (0) #endif extern struct task_struct *__switch_to(struct task_struct *, @@ -76,7 +76,7 @@ do { \ struct task_struct *__prev = (prev); \ struct task_struct *__next = (next); \ if (has_fpu()) \ - __switch_to_aux(__prev, __next); \ + __switch_to_fpu(__prev, __next); \ ((last) = __switch_to(__prev, __next)); \ } while (0) -- 2.31.1