Received: by 2002:a05:6a10:eb17:0:0:0:0 with SMTP id hx23csp549699pxb; Thu, 9 Sep 2021 06:57:51 -0700 (PDT) X-Google-Smtp-Source: ABdhPJyYGJUcUXSQFa3wCqGQOyzNJZRRlfhUmL4kuMYX+wg3uENjbiLOXd+/8w+fytxMCXINkYU3 X-Received: by 2002:a05:6402:6cf:: with SMTP id n15mr3375918edy.85.1631195871200; Thu, 09 Sep 2021 06:57:51 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1631195871; cv=none; d=google.com; s=arc-20160816; b=x1iU74hZMPLTPGm5QavTOQhDNHC3VArhKV2JSSDY27Jfp4cgABfaWtwZkf7TsvKGTU vhPpe3IAFfPePyxBe1GNUdY8EEznToJgRghWVnM49TcI9wl36lVHJbRo9X2LGDUWk/8s soDwvZ12o8IvxicEyuL9YGkggeK6ATXyItsUwZLqRDmZLr81ealf+W6enIABW02uU/7u A9JwEqeLR5lY8TFDuvgcGWrf70lS7tP2yuW/epnyHyBYQpuF2rgD9Kx4EqF4KR312Qew 17IEwz88WQkVg2hfLIPRfsNwiGp1KfDTePamZ/P9N9vy3Kf8rGK9bYTyjM5IQcihpoup DHZQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:cc:to:subject:message-id:date:from:in-reply-to :references:mime-version:dkim-signature; bh=fSFpc9bUVkuR2pYvxOk7OUpKQhOnHf6c3c0/JsqpSTg=; b=qtD9Pu46kfhBfi5/VoLkc/f4o8gRc51vNkVZnUW5CXjsOnd/famifglBGzJywuFkyk 87I2nmeRF+1d/FqQMxE8yARQl1lc5FIGX9Rev/6ZahhaE5S/6JReFiEKoNFsswghJJOy rB5XoPlNwVaIwqpSzvBspvUAbpmOO/UHjwxBQ8gttF/9jelEKKs+Wn1XQfgb7qxP/0SR 0JE+RNhna2zYlmc5zJpu1cWTh2y0XRDIQk3NCfDo85WcLocxFsvxHLcS+2mIRFhS7seU O3fUPxmIQt/3OMxrDjBzOLK3KE5I5sIHPDhvs9jYxlO5zWXb6tj54M8+BVCK8suMEfYE klOA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=acXhtfwZ; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id g2si1836661ejt.1.2021.09.09.06.57.22; Thu, 09 Sep 2021 06:57:51 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=acXhtfwZ; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1355008AbhIIN5D (ORCPT + 99 others); Thu, 9 Sep 2021 09:57:03 -0400 Received: from mail.kernel.org ([198.145.29.99]:42376 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1349110AbhIINza (ORCPT ); Thu, 9 Sep 2021 09:55:30 -0400 Received: by mail.kernel.org (Postfix) with ESMTPSA id 8F710611CB for ; Thu, 9 Sep 2021 13:54:20 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1631195660; bh=wxBTAJeOQ7MeLpizJg2FKExj67MUK1RXo6sqqLtc3Xo=; h=References:In-Reply-To:From:Date:Subject:To:Cc:From; b=acXhtfwZLRSW++s4vpRVkF8y9kGQij45KNFpPpoi3BnAZr4lrhG+Oy5Z2XS/AeRaN X7bYJVU48OIgxCgsocHrl9UDINq/5OP4QWaRB60wYgBNY3RlpZk9tIAOZSSs1tn5ts KpFBvjv4n59oqvyWlx+9Zxbn5dct054ZxnmbZP/yvqoTvMNb9uZ6VgqNlFVKutyNkn N2r2NLgKyZ3a9JzoxYettAzxVgHN3lzZtRMmD6EYiypbs3JQAlw+VjhLjhPK3GPMJF 5v/OZwiolP34hpPi1RYwrF1wtM2JJlColdtMRBh8nsVroLCCDA1xOoyS1uMBqP5bW2 ZVD4xKp4bRILg== Received: by mail-ot1-f43.google.com with SMTP id l16-20020a9d6a90000000b0053b71f7dc83so2553569otq.7 for ; Thu, 09 Sep 2021 06:54:20 -0700 (PDT) X-Gm-Message-State: AOAM533K/rgncKzJNFn6xr/2+Nevi95UzCBriTSdVS/pdZbn+nvT/XEJ LkqDF2R1LPrHXXmADrVzCjbvg9u457kJY5i82wE= X-Received: by 2002:a05:6830:603:: with SMTP id w3mr2540426oti.147.1631195659768; Thu, 09 Sep 2021 06:54:19 -0700 (PDT) MIME-Version: 1.0 References: <20210904060908.1310204-1-keithp@keithp.com> <20210907220038.91021-1-keithpac@amazon.com> <20210907220038.91021-6-keithpac@amazon.com> In-Reply-To: <20210907220038.91021-6-keithpac@amazon.com> From: Ard Biesheuvel Date: Thu, 9 Sep 2021 15:54:08 +0200 X-Gmail-Original-Message-ID: Message-ID: Subject: Re: [PATCH 5/7] ARM: Stop using TPIDRPRW to hold per_cpu_offset To: Keith Packard Cc: Linux Kernel Mailing List , Abbott Liu , Andrew Morton , Andrey Ryabinin , Anshuman Khandual , Arnd Bergmann , Bjorn Andersson , Christoph Lameter , Dennis Zhou , Geert Uytterhoeven , Jens Axboe , Joe Perches , Kees Cook , Krzysztof Kozlowski , Linus Walleij , Linux ARM , Linux Memory Management List , Manivannan Sadhasivam , Marc Zyngier , Masahiro Yamada , Mike Rapoport , Nathan Chancellor , Nick Desaulniers , Nick Desaulniers , Nicolas Pitre , Russell King , Tejun Heo , Thomas Gleixner , =?UTF-8?Q?Uwe_Kleine=2DK=C3=B6nig?= , Valentin Schneider , Viresh Kumar , "Wolfram Sang (Renesas)" , YiFei Zhu Content-Type: text/plain; charset="UTF-8" Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Wed, 8 Sept 2021 at 00:00, Keith Packard wrote: > > We're going to store TPIDRPRW here instead > ? > Signed-off-by: Keith Packard I'd much prefer to keep using TPIDIRPRW for the per-CPU offsets, and use the user space TLS register for current. There are several reasons for this: - arm64 does the same - as someone who still cares about ARM while many have moved on to arm64 or RISC-V, I am still trying to maintain parity between ARM and arm64 where possible. - efficiency: loading the per-CPU offset using a CPU id stored in memory, which is then used to index the per-CPU offsets array in memory adds two additional loads to every load/store of a per-CPU variable - 'current' usually does not change value under the code's feet, whereas per-CPU offsets might change at any time. Given the fact that the CPU offset load is visible to the compiler as a memory access, I suppose this should be safe, but I would still prefer per-CPU access to avoid going via current if possible. > --- > arch/arm/include/asm/percpu.h | 31 ------------------------------- > arch/arm/kernel/setup.c | 7 ------- > arch/arm/kernel/smp.c | 3 --- > 3 files changed, 41 deletions(-) > > diff --git a/arch/arm/include/asm/percpu.h b/arch/arm/include/asm/percpu.h > index e2fcb3cfd3de..eeafcd6a3e01 100644 > --- a/arch/arm/include/asm/percpu.h > +++ b/arch/arm/include/asm/percpu.h > @@ -7,37 +7,6 @@ > > register unsigned long current_stack_pointer asm ("sp"); > > -/* > - * Same as asm-generic/percpu.h, except that we store the per cpu offset > - * in the TPIDRPRW. TPIDRPRW only exists on V6K and V7 > - */ > -#if defined(CONFIG_SMP) && !defined(CONFIG_CPU_V6) > -static inline void set_my_cpu_offset(unsigned long off) > -{ > - /* Set TPIDRPRW */ > - asm volatile("mcr p15, 0, %0, c13, c0, 4" : : "r" (off) : "memory"); > -} > - > -static inline unsigned long __my_cpu_offset(void) > -{ > - unsigned long off; > - > - /* > - * Read TPIDRPRW. > - * We want to allow caching the value, so avoid using volatile and > - * instead use a fake stack read to hazard against barrier(). > - */ > - asm("mrc p15, 0, %0, c13, c0, 4" : "=r" (off) > - : "Q" (*(const unsigned long *)current_stack_pointer)); > - > - return off; > -} > -#define __my_cpu_offset __my_cpu_offset() > -#else > -#define set_my_cpu_offset(x) do {} while(0) > - > -#endif /* CONFIG_SMP */ > - > #include > > #endif /* _ASM_ARM_PERCPU_H_ */ > diff --git a/arch/arm/kernel/setup.c b/arch/arm/kernel/setup.c > index ca0201635fac..d0dc60afe54f 100644 > --- a/arch/arm/kernel/setup.c > +++ b/arch/arm/kernel/setup.c > @@ -590,13 +590,6 @@ void __init smp_setup_processor_id(void) > for (i = 1; i < nr_cpu_ids; ++i) > cpu_logical_map(i) = i == cpu ? 0 : i; > > - /* > - * clear __my_cpu_offset on boot CPU to avoid hang caused by > - * using percpu variable early, for example, lockdep will > - * access percpu variable inside lock_release > - */ > - set_my_cpu_offset(0); > - > pr_info("Booting Linux on physical CPU 0x%x\n", mpidr); > } > > diff --git a/arch/arm/kernel/smp.c b/arch/arm/kernel/smp.c > index 5e999f1f1aea..8ccf10b34f08 100644 > --- a/arch/arm/kernel/smp.c > +++ b/arch/arm/kernel/smp.c > @@ -410,8 +410,6 @@ asmlinkage void secondary_start_kernel(unsigned int cpu, struct task_struct *tas > { > struct mm_struct *mm = &init_mm; > > - set_my_cpu_offset(per_cpu_offset(cpu)); > - > secondary_biglittle_init(); > > /* > @@ -495,7 +493,6 @@ void __init smp_cpus_done(unsigned int max_cpus) > > void __init smp_prepare_boot_cpu(void) > { > - set_my_cpu_offset(per_cpu_offset(smp_processor_id())); > } > > void __init smp_prepare_cpus(unsigned int max_cpus) > -- > 2.33.0 >