Received: by 2002:a05:6a10:eb17:0:0:0:0 with SMTP id hx23csp726705pxb; Thu, 9 Sep 2021 10:32:35 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwEyD6UX0Jd2VFPAl7ZXgIa6rVS2L1hPog+MUqA6GBBKO94KdifBkXeMHEeqyM3ZRILwQQP X-Received: by 2002:a05:6402:34d5:: with SMTP id w21mr4354325edc.235.1631208755057; Thu, 09 Sep 2021 10:32:35 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1631208755; cv=none; d=google.com; s=arc-20160816; b=nk/todrpO5SQNSChKp7G6Vk0A1Lreh3myVx+hHOR4CSPjCYj9CIYeDrk/6klextDSM LnwJWGVNtYsI0h5EYL7uw5p00tE3nPNrNHEnz4vCXuVEgGsV20mtt2XvAwD5jB3gOGut nTjISoaw69gjfKQmZXUpSZfPajFzLBWHXxMQMGNO8eambqtId1DFOkIiErGFQmTsbjUL jdTaed8IgRlnHKP3DHHjA1DUrR7SHv+ChA7cyKHz3cNKg0e2RZ0FWgpgIuIO5OUZi4W1 a3KKoeEK/RMivFCTDkiZ5i4JeNBn5tEkVndEFSfLYkv+hDF5etZxTCH+bJH36CPd2FEv kpJg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:cc:to:subject:message-id:date:from:in-reply-to :references:mime-version:dkim-signature; bh=GiZV+VOSrpb09z1mkI5MILx7tzRyWtgaYU7UjyBdlhA=; b=QpQLyMJxK1BUu/S9IFip3NXlkNwgP9OVkHUQ9N9jMU1AL2vrTk4Ph0MetvKa6DJso8 PoimXv5huuZZtkIF5+7f94sr7quNc1hS1pQQEJu7884XHgyZMk9S1GrQ9Rn8Oh4m/Fqt zSIuue1OYOQwwxvsU3UQ9FE35tpYiGGit4SlVIYTYKj/i0oDZPM4oB+DOP821xy87Uav gSIHXjq0gLKhLlbwEsDHnmVSNlhLAPYmTRYIIOAKkqv7b8ZufKPSKGoI5LiLo/mcb1lx iPLvil4i+b7wvMtGcYexPPVkgH7tWnih6EIKovKLzzeMDMQpGgwWT++/QMhF1kBBmccX piCA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@google.com header.s=20210112 header.b=X9R1xWLz; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=REJECT sp=REJECT dis=NONE) header.from=google.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id y14si2635857eda.417.2021.09.09.10.32.10; Thu, 09 Sep 2021 10:32:35 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@google.com header.s=20210112 header.b=X9R1xWLz; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=REJECT sp=REJECT dis=NONE) header.from=google.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S241528AbhIIRbP (ORCPT + 99 others); Thu, 9 Sep 2021 13:31:15 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:58336 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S241273AbhIIRbM (ORCPT ); Thu, 9 Sep 2021 13:31:12 -0400 Received: from mail-yb1-xb2d.google.com (mail-yb1-xb2d.google.com [IPv6:2607:f8b0:4864:20::b2d]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 81784C061574 for ; Thu, 9 Sep 2021 10:30:02 -0700 (PDT) Received: by mail-yb1-xb2d.google.com with SMTP id k65so5387916yba.13 for ; Thu, 09 Sep 2021 10:30:02 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=20210112; h=mime-version:references:in-reply-to:from:date:message-id:subject:to :cc; bh=GiZV+VOSrpb09z1mkI5MILx7tzRyWtgaYU7UjyBdlhA=; b=X9R1xWLzsLLJ+Xc5DkAphEfUoQL4Sgx4P263inr8zzzfPJN4TUf0YTjjtrZL+zpyFc /iyr7tMLTVt3jB3TCg3p1J6M3VnDR/Z7+/Phl9foipTICy1sx4NcDbXzzBaRYaq1T9aB GjWXpdoDs+Oaq26LMaDXLPoeJGi1vK2IMr5nxEW6w2OJJg2aFZNo+WC9nZ30plK7y0TE 0uzhEyJM96tYm2oGeefUBTMkLxi9bPk13DtQg5iRqFzdFUGDGPeIcP1sKIe7HNMZqL5/ YkYnqaxNsU9u21eyCbCpdAx22BwJhJXtv0ZKS2YFCjxtn+AsneNoOipXpp3/0yIfIGLl UZMQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:mime-version:references:in-reply-to:from:date :message-id:subject:to:cc; bh=GiZV+VOSrpb09z1mkI5MILx7tzRyWtgaYU7UjyBdlhA=; b=5WDwNvyjY3DdHBs7bStdkRMXkZwCr6QKQgoDxHXklNDlRsr+bDxGJDD8Bot9VkjJcC 5cjG8e9ePKB3cLVOqkgvCL3EOBKlRr+0H3FHWeDtEBZ6ACqHWqxbKTdZJLzAgiPEKET8 abXJdwHGMIhA/cBvwb5/nBeOFNz7egiuoUgPgNArjINMajYxTEawCFRTNsUa4m+gO50X IKsyu8slg34zsSQ8OHlM2V5kxxKsrRnpLiSZ9uJJy8B+Mmo9S/kcGPIkLf+qyhA/jStr qmfdDmnHF/Pr+dlq/g4feB3Q4oBWWcJhcbqyTOcS63O753E4x/xe0qXZs+iVLj7G1U3C J4JA== X-Gm-Message-State: AOAM531UMtq5PHc9rryZpiVGQwir8YDtqVhCUNzYLLhtPkRB5eIaaXjC 6bC1reSKbbUYOjmDg8soIz+Ze2BwmKukvotBhp/mwA== X-Received: by 2002:a25:1c09:: with SMTP id c9mr5562897ybc.350.1631208601497; Thu, 09 Sep 2021 10:30:01 -0700 (PDT) MIME-Version: 1.0 References: <20210909013818.1191270-1-rananta@google.com> <20210909013818.1191270-18-rananta@google.com> <20210909133814.wsua43ya2erfw6gm@gator> In-Reply-To: <20210909133814.wsua43ya2erfw6gm@gator> From: Raghavendra Rao Ananta Date: Thu, 9 Sep 2021 10:29:50 -0700 Message-ID: Subject: Re: [PATCH v4 17/18] KVM: arm64: selftests: Replace ARM64_SYS_REG with ARM64_SYS_KVM_REG To: Andrew Jones Cc: Paolo Bonzini , Marc Zyngier , James Morse , Alexandru Elisei , Suzuki K Poulose , Catalin Marinas , Will Deacon , Peter Shier , Ricardo Koller , Oliver Upton , Reiji Watanabe , Jing Zhang , linux-arm-kernel@lists.infradead.org, kvmarm@lists.cs.columbia.edu, linux-kernel@vger.kernel.org, kvm@vger.kernel.org Content-Type: text/plain; charset="UTF-8" Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Thu, Sep 9, 2021 at 6:38 AM Andrew Jones wrote: > > On Thu, Sep 09, 2021 at 01:38:17AM +0000, Raghavendra Rao Ananta wrote: > > With the introduction of ARM64_SYS_KVM_REG, that takes the > > system register encodings from sysreg.h directly, replace > > all the users of ARM64_SYS_REG, relyiing on the encodings > > created in processor.h, with ARM64_SYS_KVM_REG. > > > > Signed-off-by: Raghavendra Rao Ananta > > --- > > .../selftests/kvm/aarch64/debug-exceptions.c | 2 +- > > .../selftests/kvm/aarch64/psci_cpu_on_test.c | 3 ++- > > .../selftests/kvm/include/aarch64/processor.h | 10 ---------- > > .../selftests/kvm/lib/aarch64/processor.c | 16 ++++++++-------- > > 4 files changed, 11 insertions(+), 20 deletions(-) > > > > diff --git a/tools/testing/selftests/kvm/aarch64/debug-exceptions.c b/tools/testing/selftests/kvm/aarch64/debug-exceptions.c > > index 11fd23e21cb4..b28b311f4dd7 100644 > > --- a/tools/testing/selftests/kvm/aarch64/debug-exceptions.c > > +++ b/tools/testing/selftests/kvm/aarch64/debug-exceptions.c > > @@ -190,7 +190,7 @@ static int debug_version(struct kvm_vm *vm) > > { > > uint64_t id_aa64dfr0; > > > > - get_reg(vm, VCPU_ID, ARM64_SYS_REG(ID_AA64DFR0_EL1), &id_aa64dfr0); > > + get_reg(vm, VCPU_ID, ARM64_SYS_KVM_REG(SYS_ID_AA64DFR0_EL1), &id_aa64dfr0); > > return id_aa64dfr0 & 0xf; > > } > > > > diff --git a/tools/testing/selftests/kvm/aarch64/psci_cpu_on_test.c b/tools/testing/selftests/kvm/aarch64/psci_cpu_on_test.c > > index 018c269990e1..4c8aa7b8a65d 100644 > > --- a/tools/testing/selftests/kvm/aarch64/psci_cpu_on_test.c > > +++ b/tools/testing/selftests/kvm/aarch64/psci_cpu_on_test.c > > @@ -91,7 +91,8 @@ int main(void) > > init.features[0] |= (1 << KVM_ARM_VCPU_POWER_OFF); > > aarch64_vcpu_add_default(vm, VCPU_ID_TARGET, &init, guest_main); > > > > - get_reg(vm, VCPU_ID_TARGET, ARM64_SYS_REG(MPIDR_EL1), &target_mpidr); > > + get_reg(vm, VCPU_ID_TARGET, > > + ARM64_SYS_KVM_REG(SYS_MPIDR_EL1), &target_mpidr); > > nit: I'd just leave this on one line. We don't mind long lines in this > part of town. > Good to know. I'll pull it into one line. > > vcpu_args_set(vm, VCPU_ID_SOURCE, 1, target_mpidr & MPIDR_HWID_BITMASK); > > vcpu_run(vm, VCPU_ID_SOURCE); > > > > diff --git a/tools/testing/selftests/kvm/include/aarch64/processor.h b/tools/testing/selftests/kvm/include/aarch64/processor.h > > index 150f63101f4c..ee81dd3db516 100644 > > --- a/tools/testing/selftests/kvm/include/aarch64/processor.h > > +++ b/tools/testing/selftests/kvm/include/aarch64/processor.h > > @@ -16,16 +16,6 @@ > > #define ARM64_CORE_REG(x) (KVM_REG_ARM64 | KVM_REG_SIZE_U64 | \ > > KVM_REG_ARM_CORE | KVM_REG_ARM_CORE_REG(x)) > > > > -#define CPACR_EL1 3, 0, 1, 0, 2 > > -#define TCR_EL1 3, 0, 2, 0, 2 > > -#define MAIR_EL1 3, 0, 10, 2, 0 > > -#define MPIDR_EL1 3, 0, 0, 0, 5 > > -#define TTBR0_EL1 3, 0, 2, 0, 0 > > -#define SCTLR_EL1 3, 0, 1, 0, 0 > > -#define VBAR_EL1 3, 0, 12, 0, 0 > > - > > -#define ID_AA64DFR0_EL1 3, 0, 0, 5, 0 > > - > > /* > > * ARM64_SYS_KVM_REG(sys_reg_id): Helper macro to convert > > * SYS_* register definitions in sysreg.h to use in KVM > > diff --git a/tools/testing/selftests/kvm/lib/aarch64/processor.c b/tools/testing/selftests/kvm/lib/aarch64/processor.c > > index 9844b62227b1..d7b89aa092f5 100644 > > --- a/tools/testing/selftests/kvm/lib/aarch64/processor.c > > +++ b/tools/testing/selftests/kvm/lib/aarch64/processor.c > > @@ -240,10 +240,10 @@ void aarch64_vcpu_setup(struct kvm_vm *vm, int vcpuid, struct kvm_vcpu_init *ini > > * Enable FP/ASIMD to avoid trapping when accessing Q0-Q15 > > * registers, which the variable argument list macros do. > > */ > > - set_reg(vm, vcpuid, ARM64_SYS_REG(CPACR_EL1), 3 << 20); > > + set_reg(vm, vcpuid, ARM64_SYS_KVM_REG(SYS_CPACR_EL1), 3 << 20); > > > > - get_reg(vm, vcpuid, ARM64_SYS_REG(SCTLR_EL1), &sctlr_el1); > > - get_reg(vm, vcpuid, ARM64_SYS_REG(TCR_EL1), &tcr_el1); > > + get_reg(vm, vcpuid, ARM64_SYS_KVM_REG(SYS_SCTLR_EL1), &sctlr_el1); > > + get_reg(vm, vcpuid, ARM64_SYS_KVM_REG(SYS_TCR_EL1), &tcr_el1); > > > > switch (vm->mode) { > > case VM_MODE_P52V48_4K: > > @@ -281,10 +281,10 @@ void aarch64_vcpu_setup(struct kvm_vm *vm, int vcpuid, struct kvm_vcpu_init *ini > > tcr_el1 |= (1 << 8) | (1 << 10) | (3 << 12); > > tcr_el1 |= (64 - vm->va_bits) /* T0SZ */; > > > > - set_reg(vm, vcpuid, ARM64_SYS_REG(SCTLR_EL1), sctlr_el1); > > - set_reg(vm, vcpuid, ARM64_SYS_REG(TCR_EL1), tcr_el1); > > - set_reg(vm, vcpuid, ARM64_SYS_REG(MAIR_EL1), DEFAULT_MAIR_EL1); > > - set_reg(vm, vcpuid, ARM64_SYS_REG(TTBR0_EL1), vm->pgd); > > + set_reg(vm, vcpuid, ARM64_SYS_KVM_REG(SYS_SCTLR_EL1), sctlr_el1); > > + set_reg(vm, vcpuid, ARM64_SYS_KVM_REG(SYS_TCR_EL1), tcr_el1); > > + set_reg(vm, vcpuid, ARM64_SYS_KVM_REG(SYS_MAIR_EL1), DEFAULT_MAIR_EL1); > > + set_reg(vm, vcpuid, ARM64_SYS_KVM_REG(SYS_TTBR0_EL1), vm->pgd); > > } > > > > void vcpu_dump(FILE *stream, struct kvm_vm *vm, uint32_t vcpuid, uint8_t indent) > > @@ -370,7 +370,7 @@ void vcpu_init_descriptor_tables(struct kvm_vm *vm, uint32_t vcpuid) > > { > > extern char vectors; > > > > - set_reg(vm, vcpuid, ARM64_SYS_REG(VBAR_EL1), (uint64_t)&vectors); > > + set_reg(vm, vcpuid, ARM64_SYS_KVM_REG(SYS_VBAR_EL1), (uint64_t)&vectors); > > } > > > > void route_exception(struct ex_regs *regs, int vector) > > -- > > 2.33.0.153.gba50c8fa24-goog > > > > I also agree with Oliver that this patch may be squashed into the one that > introduces ARM64_SYS_KVM_REG. > Sure, will do. Regards, Raghavendra > Thanks, > drew >