Received: by 2002:a05:6a10:eb17:0:0:0:0 with SMTP id hx23csp1747475pxb; Fri, 10 Sep 2021 12:58:14 -0700 (PDT) X-Google-Smtp-Source: ABdhPJz55/o/wcw8Hfj3fJWSwEFLm575F/hDfuExd/+I/vS2uFemq44ueDoJKUgLwf9mJloKVCBQ X-Received: by 2002:a17:906:2350:: with SMTP id m16mr11084391eja.340.1631303894146; Fri, 10 Sep 2021 12:58:14 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1631303894; cv=none; d=google.com; s=arc-20160816; b=lELj96V73pOtFse5Gpo8W2ImeuwoIWaZAHgiQ7/0DH/WBucaqEOreuh43iKNhUjbfw KdLiD/3+jAFy01CPxYh6vy/VnifQJkElDRJcaSTd+CFwq6E6UiAzGxMtGVpNoXdaj+RE PFYk8ySl+4ey3ECftYxD6UoJ1Mj1k/XDm8Akb81BKL/CVaAkjt197Imb81AAs4DEa4vc stgeBWq9PbuERrR2PUAKCufVpfA5iyTbhPKnweMfG5QNIDzT8kKfZxjU1FPwWq5lqKKr nBkqw4R4JwNoG50DV4hSjdTg3YSYEFPD4ZXwWgPU0Zpa3NRlm1UfIwBCLH8sjjPtBmeb 8yOg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=RxHsFDpgPb8WljFHoMd0jVOTaLKbxwOshUbSMEYRLiE=; b=ZdJ6hP81y8450pKEmkevRQofn1XmTwZaTHpouWz8XYQ3E1atCTYGtx8EopT8r08HOd UPM9R4573X6zxuRD+s33K2Lj583Ifxng9zKYjZ+4hvxVYFs3DQ7qKmMR2Ef5id+4+G1D P09O/cn3te4rqL0FYlxTZsi68IKwJ88T1Sk9d9Nd9PjlktMRMF+xxJrZ2aUG6TNTf14x UoDOCkNik4Ei3baPzx3lIq0IKhKMDwnwshB2pBvU7r0sCpbHAPMJ6NJO5CkNs9QGuKTX QvrSKnK/ADgL+uMi+xNwwcA3PT35+Dv325/ZbCrm3aopUbrVmMSSMgcRIFpzsJ6yOSa1 2JrA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass (test mode) header.i=@axis.com header.s=axis-central1 header.b=aUdh8gYD; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=axis.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id z8si3695899edc.287.2021.09.10.12.57.40; Fri, 10 Sep 2021 12:58:14 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass (test mode) header.i=@axis.com header.s=axis-central1 header.b=aUdh8gYD; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=axis.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233085AbhIJT5E (ORCPT + 99 others); Fri, 10 Sep 2021 15:57:04 -0400 Received: from smtp2.axis.com ([195.60.68.18]:58336 "EHLO smtp2.axis.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230489AbhIJT5E (ORCPT ); Fri, 10 Sep 2021 15:57:04 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=axis.com; q=dns/txt; s=axis-central1; t=1631303753; x=1662839753; h=from:to:cc:subject:date:message-id:mime-version: content-transfer-encoding; bh=RxHsFDpgPb8WljFHoMd0jVOTaLKbxwOshUbSMEYRLiE=; b=aUdh8gYDg1z9HLxVzjuZfPHk7QRGtAZVH6tzgrn+bt3icfcIpklWOThM abLetnVkMnaikdNa2WBC0oDybvdbSFDFxqTe/VRggwZsPGg2MWK3SNZD9 Qa9+tXycJHWgv9GPGo7mzLP1aQhsuvfjn3iEvhFqoKAlfe7MTcTw8Z1U0 Y9q0YiFOFM35uYmn+Cua0FcWu4Mp9n4Jn0vJIzICCZuIsdslyWENTE5ZM gpYyWjE2nB7bHsVEBVK1cGNySO8EOag8k+1AdSqRbx3HoAwYJS/6uJyfn 8f2j4WEFoBjt23lykILb0fV5sqIRKy+3K42I5Z79mDwmDbDy1cZYVbECR g==; From: Jesper Nilsson To: Giuseppe Cavallaro , Alexandre Torgue , Jose Abreu , "David S. Miller" , Jakub Kicinski , Maxime Coquelin CC: , Jesper Nilsson , , , , Subject: [PATCH] net: stmmac: allow CSR clock of 300MHz Date: Fri, 10 Sep 2021 21:55:34 +0200 Message-ID: <20210910195535.12533-1-jesper.nilsson@axis.com> X-Mailer: git-send-email 2.20.1 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The Synopsys Ethernet IP uses the CSR clock as a base clock for MDC. The divisor used is set in the MAC_MDIO_Address register field CR (Clock Rate) The divisor is there to change the CSR clock into a clock that falls below the IEEE 802.3 specified max frequency of 2.5MHz. If the CSR clock is 300MHz, the code falls back to using the reset value in the MAC_MDIO_Address register, as described in the comment above this code. However, 300MHz is actually an allowed value and the proper divider can be estimated quite easily (it's just 1Hz difference!) A CSR frequency of 300MHz with the maximum clock rate value of 0x5 (STMMAC_CSR_250_300M, a divisor of 124) gives somewhere around ~2.42MHz which is below the IEEE 802.3 specified maximum. For the ARTPEC-8 SoC, the CSR clock is this problematic 300MHz, and unfortunately, the reset-value of the MAC_MDIO_Address CR field is 0x0. This leads to a clock rate of zero and a divisor of 42, and gives an MDC frequency of ~7.14MHz. Allow CSR clock of 300MHz by making the comparison inclusive. Signed-off-by: Jesper Nilsson --- drivers/net/ethernet/stmicro/stmmac/stmmac_main.c | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/drivers/net/ethernet/stmicro/stmmac/stmmac_main.c b/drivers/net/ethernet/stmicro/stmmac/stmmac_main.c index ece02b35a6ce..6560d9f24715 100644 --- a/drivers/net/ethernet/stmicro/stmmac/stmmac_main.c +++ b/drivers/net/ethernet/stmicro/stmmac/stmmac_main.c @@ -309,7 +309,7 @@ static void stmmac_clk_csr_set(struct stmmac_priv *priv) priv->clk_csr = STMMAC_CSR_100_150M; else if ((clk_rate >= CSR_F_150M) && (clk_rate < CSR_F_250M)) priv->clk_csr = STMMAC_CSR_150_250M; - else if ((clk_rate >= CSR_F_250M) && (clk_rate < CSR_F_300M)) + else if ((clk_rate >= CSR_F_250M) && (clk_rate <= CSR_F_300M)) priv->clk_csr = STMMAC_CSR_250_300M; } -- 2.20.1