Received: by 2002:a05:6a10:6d25:0:0:0:0 with SMTP id gq37csp1284292pxb; Sun, 12 Sep 2021 13:56:07 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxbI41kuwnfyKdyS5Vzx2HNLlDLh3Hqk+m2v3mGWz6tmxZj8XRE8n5rvkaNLpLl6KWemU/j X-Received: by 2002:a05:6402:2792:: with SMTP id b18mr9562573ede.173.1631480167133; Sun, 12 Sep 2021 13:56:07 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1631480167; cv=none; d=google.com; s=arc-20160816; b=YEaXFU3+NsaxuP5MC8TTgZExMdwsBj01RrDdtJSuIb6YWNq8+eNypy82LQlQ1LJUeK l+CUzsvloF500rjPCxCJ7EvSvK/XSuThRPoXbSk2d4F0RZHF6jt19K39lkHy0zuCXV2R TnZf97J8k+cJM+dWPV46Tv3NKkB+GVFeX6RtuCPzWCpOEkVfu9KECoxp7MmX+nknzbyI uEPtSqLb+8Yunh8esb8KAV8juLJ5VyQpGUXm1QR2lUuD42hoI8rAYDZcaH5lwR2avZxS gEwAIdSrvZerWd6xQ8mwfJjeDDuSNXhh4py0uQTeSPjnJETpFc8dQHftqylxMEBcRPXq 2teA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:message-id:date :subject:cc:to:from; bh=JkaFZJwuXE4yUDNbA5Tb78MBP8JDfck7Gmz9qr4CIA0=; b=b7ehxR6JH1zcJL6zyBRc+ILPtz14f9X53vHZr9H/oBvM5E1H3R2QU6gxsAEu+9bZ01 yGgs5DOurK3SCNoZAqnGSxu3CgYMr04+91hI6v3ApmWack4y9No1AWyd9bylTGnRtORM n5EW0GSQ8aGDDVql1Ato9xw8X7334/cwZC789AjHAzvE+6DK2FzrhPJUg+1FlU7xACvN SLBKvpAtFX/QSjAs+3dNpDiq50HF1WMCHiVg0cNLS2AW4N9eX+yYyTUScyqloyNWRQCE +yiyK3Am+rOB4zHWQknhBPGQAMd8eZpl2kfrkyFqs3QbIRzTXL/nq/ZC4Pf8i+tEL29I N3mA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=puri.sm Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id h91si3182826edd.104.2021.09.12.13.55.43; Sun, 12 Sep 2021 13:56:07 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=puri.sm Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S236221AbhILUzk (ORCPT + 99 others); Sun, 12 Sep 2021 16:55:40 -0400 Received: from comms.puri.sm ([159.203.221.185]:32776 "EHLO comms.puri.sm" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S236129AbhILUzk (ORCPT ); Sun, 12 Sep 2021 16:55:40 -0400 Received: from localhost (localhost [127.0.0.1]) by comms.puri.sm (Postfix) with ESMTP id 6ED6FE030C; Sun, 12 Sep 2021 13:54:25 -0700 (PDT) Received: from comms.puri.sm ([127.0.0.1]) by localhost (comms.puri.sm [127.0.0.1]) (amavisd-new, port 10024) with ESMTP id U2GGkN6HnWPj; Sun, 12 Sep 2021 13:54:24 -0700 (PDT) From: Sebastian Krzyszkowiak To: Sebastian Reichel , linux-pm@vger.kernel.org Cc: linux-kernel@vger.kernel.org, Krzysztof Kozlowski , Anton Vorontsov , Ramakrishna Pallala , Dirk Brandewie , Sebastian Krzyszkowiak , stable@vger.kernel.org Subject: [PATCH 1/2] power: supply: max17042_battery: Clear status bits in interrupt handler Date: Sun, 12 Sep 2021 22:54:01 +0200 Message-Id: <20210912205402.160939-1-sebastian.krzyszkowiak@puri.sm> Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The gauge requires us to clear the status bits manually for some alerts to be properly dismissed. Previously the IRQ was configured to react only on falling edge, which wasn't technically correct (the ALRT line is active low), but it had a happy side-effect of preventing interrupt storms on uncleared alerts from happening. Fixes: 7fbf6b731bca ("power: supply: max17042: Do not enforce (incorrect) interrupt trigger type") Cc: Signed-off-by: Sebastian Krzyszkowiak --- drivers/power/supply/max17042_battery.c | 3 +++ 1 file changed, 3 insertions(+) diff --git a/drivers/power/supply/max17042_battery.c b/drivers/power/supply/max17042_battery.c index 8dffae76b6a3..c53980c8432a 100644 --- a/drivers/power/supply/max17042_battery.c +++ b/drivers/power/supply/max17042_battery.c @@ -876,6 +876,9 @@ static irqreturn_t max17042_thread_handler(int id, void *dev) max17042_set_soc_threshold(chip, 1); } + regmap_clear_bits(chip->regmap, MAX17042_STATUS, + 0xFFFF & ~(STATUS_POR_BIT | STATUS_BST_BIT)); + power_supply_changed(chip->battery); return IRQ_HANDLED; } -- 2.33.0