Received: by 2002:a05:6a10:6d25:0:0:0:0 with SMTP id gq37csp1535598pxb; Sun, 12 Sep 2021 23:05:45 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxpoqtBNjqRB1X62jCHSoFOiUb6PWSR+XNHZbiauVlnlZBcwEct71DbkB0EEGWQZbE5Jn+P X-Received: by 2002:a02:5d45:: with SMTP id w66mr8234815jaa.82.1631513144896; Sun, 12 Sep 2021 23:05:44 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1631513144; cv=none; d=google.com; s=arc-20160816; b=raA1bXmzvAlfpVbtPtYskYQFJneIdX8F7MnRAHSL7stGokP4fLAvVyoeS5Odkh9tYf FjiF8qf2piQmUD0r7dj3pMrHd6ivO+3SmrGIDKS1qylMFAJqVszCIw7JpWKSkbBPk2LT qdhnCOLbW3IBXI1Zd5Wyn0pRODFyfKxftczGdZz3inx/xlnxOBlaPR5O4r9fUMx9Apwm F2P4Bb1mvLUKdZ6HVKL5qq0BINCWotbrtLTMRPHtHoFfEzZEcmSJAy0t9r3woSO+i9mT HqUKiBZRHzXeGXPY8rXMXAwRwpsNV8gu1g0OoXsMBlpRt2JWlHTZNprh1IibEyVbwj6Y +Plg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:references:in-reply-to:message-id:date:subject :cc:to:from; bh=4aow15RQIA81DPaNSjUzQq81XdBa6G+JCe//1rClyjA=; b=CIT274n+PBKumVAWu06UELeGTtkhngXoE3C91KbDkJ62fD4kgIGITPLV7eDqVwH6A+ v9qn+pWVziw845lFuoDu2XbSU0lJTKB3iv8uyhaJsQ8DOBjCsHW5TIQKJyJOPoMUPA6v cvg8WyjOB/p5+Ob6KLLs/eTBxp3ZP09y/hHEWULVtGtM3q6DTaVtpyHQoPm7QI7xPRw5 IEhOooSO9xhkjbpXQ8uSlx08Y21hMcEzxp9xmKI/JHnmMz9aEuBtx45iqMq206z9zxCC cix3HnIiQQ7CGVBL2wXoeiRd1jssGr7qnZS8/ik98ZWIH2JtDYsnwvt8fzfyoAGiG/0t 9DlA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id k14si6982093ilo.4.2021.09.12.23.05.32; Sun, 12 Sep 2021 23:05:44 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S237324AbhIMGFi (ORCPT + 99 others); Mon, 13 Sep 2021 02:05:38 -0400 Received: from inva021.nxp.com ([92.121.34.21]:42122 "EHLO inva021.nxp.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S234655AbhIMGFg (ORCPT ); Mon, 13 Sep 2021 02:05:36 -0400 Received: from inva021.nxp.com (localhost [127.0.0.1]) by inva021.eu-rdc02.nxp.com (Postfix) with ESMTP id 7923F2028C2; Mon, 13 Sep 2021 08:04:20 +0200 (CEST) Received: from aprdc01srsp001v.ap-rdc01.nxp.com (aprdc01srsp001v.ap-rdc01.nxp.com [165.114.16.16]) by inva021.eu-rdc02.nxp.com (Postfix) with ESMTP id 164032028B7; Mon, 13 Sep 2021 08:04:20 +0200 (CEST) Received: from localhost.localdomain (shlinux2.ap.freescale.net [10.192.224.44]) by aprdc01srsp001v.ap-rdc01.nxp.com (Postfix) with ESMTP id B60B4183AC8B; Mon, 13 Sep 2021 14:04:18 +0800 (+08) From: Richard Zhu To: l.stach@pengutronix.de, bhelgaas@google.com, lorenzo.pieralisi@arm.com Cc: linux-pci@vger.kernel.org, linux-imx@nxp.com, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, kernel@pengutronix.de, Richard Zhu Subject: [PATCH v2 1/5] PCI: imx6: Encapsulate the clock enable into one standalone function Date: Mon, 13 Sep 2021 13:41:06 +0800 Message-Id: <1631511670-30164-2-git-send-email-hongxing.zhu@nxp.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1631511670-30164-1-git-send-email-hongxing.zhu@nxp.com> References: <1631511670-30164-1-git-send-email-hongxing.zhu@nxp.com> X-Virus-Scanned: ClamAV using ClamSMTP Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org No function changes, just encapsulate the i.MX PCIe clocks enable operations into one standalone function Signed-off-by: Richard Zhu --- drivers/pci/controller/dwc/pci-imx6.c | 79 ++++++++++++++++----------- 1 file changed, 48 insertions(+), 31 deletions(-) diff --git a/drivers/pci/controller/dwc/pci-imx6.c b/drivers/pci/controller/dwc/pci-imx6.c index 80fc98acf097..64260b91c474 100644 --- a/drivers/pci/controller/dwc/pci-imx6.c +++ b/drivers/pci/controller/dwc/pci-imx6.c @@ -470,38 +470,16 @@ static int imx6_pcie_enable_ref_clk(struct imx6_pcie *imx6_pcie) return ret; } -static void imx7d_pcie_wait_for_phy_pll_lock(struct imx6_pcie *imx6_pcie) -{ - u32 val; - struct device *dev = imx6_pcie->pci->dev; - - if (regmap_read_poll_timeout(imx6_pcie->iomuxc_gpr, - IOMUXC_GPR22, val, - val & IMX7D_GPR22_PCIE_PHY_PLL_LOCKED, - PHY_PLL_LOCK_WAIT_USLEEP_MAX, - PHY_PLL_LOCK_WAIT_TIMEOUT)) - dev_err(dev, "PCIe PLL lock timeout\n"); -} - -static void imx6_pcie_deassert_core_reset(struct imx6_pcie *imx6_pcie) +static int imx6_pcie_clk_enable(struct imx6_pcie *imx6_pcie) { struct dw_pcie *pci = imx6_pcie->pci; struct device *dev = pci->dev; int ret; - if (imx6_pcie->vpcie && !regulator_is_enabled(imx6_pcie->vpcie)) { - ret = regulator_enable(imx6_pcie->vpcie); - if (ret) { - dev_err(dev, "failed to enable vpcie regulator: %d\n", - ret); - return; - } - } - ret = clk_prepare_enable(imx6_pcie->pcie_phy); if (ret) { dev_err(dev, "unable to enable pcie_phy clock\n"); - goto err_pcie_phy; + return ret; } ret = clk_prepare_enable(imx6_pcie->pcie_bus); @@ -524,6 +502,51 @@ static void imx6_pcie_deassert_core_reset(struct imx6_pcie *imx6_pcie) /* allow the clocks to stabilize */ usleep_range(200, 500); + return 0; + +err_ref_clk: + clk_disable_unprepare(imx6_pcie->pcie); +err_pcie: + clk_disable_unprepare(imx6_pcie->pcie_bus); +err_pcie_bus: + clk_disable_unprepare(imx6_pcie->pcie_phy); + + return ret; +} + +static void imx7d_pcie_wait_for_phy_pll_lock(struct imx6_pcie *imx6_pcie) +{ + u32 val; + struct device *dev = imx6_pcie->pci->dev; + + if (regmap_read_poll_timeout(imx6_pcie->iomuxc_gpr, + IOMUXC_GPR22, val, + val & IMX7D_GPR22_PCIE_PHY_PLL_LOCKED, + PHY_PLL_LOCK_WAIT_USLEEP_MAX, + PHY_PLL_LOCK_WAIT_TIMEOUT)) + dev_err(dev, "PCIe PLL lock timeout\n"); +} + +static void imx6_pcie_deassert_core_reset(struct imx6_pcie *imx6_pcie) +{ + struct dw_pcie *pci = imx6_pcie->pci; + struct device *dev = pci->dev; + int ret; + + if (imx6_pcie->vpcie && !regulator_is_enabled(imx6_pcie->vpcie)) { + ret = regulator_enable(imx6_pcie->vpcie); + if (ret) { + dev_err(dev, "failed to enable vpcie regulator: %d\n", + ret); + return; + } + } + + ret = imx6_pcie_clk_enable(imx6_pcie); + if (ret) { + dev_err(dev, "unable to enable pcie clocks\n"); + goto err_clks; + } /* Some boards don't have PCIe reset GPIO. */ if (gpio_is_valid(imx6_pcie->reset_gpio)) { @@ -578,13 +601,7 @@ static void imx6_pcie_deassert_core_reset(struct imx6_pcie *imx6_pcie) return; -err_ref_clk: - clk_disable_unprepare(imx6_pcie->pcie); -err_pcie: - clk_disable_unprepare(imx6_pcie->pcie_bus); -err_pcie_bus: - clk_disable_unprepare(imx6_pcie->pcie_phy); -err_pcie_phy: +err_clks: if (imx6_pcie->vpcie && regulator_is_enabled(imx6_pcie->vpcie) > 0) { ret = regulator_disable(imx6_pcie->vpcie); if (ret) -- 2.25.1