Received: by 2002:a05:6a10:6d25:0:0:0:0 with SMTP id gq37csp1596674pxb; Mon, 13 Sep 2021 00:56:50 -0700 (PDT) X-Google-Smtp-Source: ABdhPJz+cReMdicjKeb2M9hwiEMPso9sdwzGgnWJAnAL5yYiVy/E1JWNMIi1mrDrQ5Lk5fKcvTXo X-Received: by 2002:a17:906:4cc1:: with SMTP id q1mr10851099ejt.415.1631519809918; Mon, 13 Sep 2021 00:56:49 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1631519809; cv=none; d=google.com; s=arc-20160816; b=LMXaIssSCcpKWpLrE7ILdBV/WX/axI74YCeIkvnvyVz81g6GHWC5iMXmAMdk78XPZk q8q7u7z1+0JMbIMZYj52Di3XOjcjuOxgpqleSwn75eMbqCr0Wo10BOJm0VMm+VeN1iSV v8+Tk+b2SXo3EEE5Gj40fNzsmeMLUUSkaXFbyb4Z/czeDjV+KEAicR7y7gcY5Bs9qkJY eAGoucjStVtohn7I2frUoUteOYrNiHxbt0e/sqs2BsomHT9zyTBtiP7t4zxc41Dyxwgj jEU9m8DXVkVUAUvbihc/ubf7nXtCvKHE5ioPOb1Z2Tj+/GFXJL+5sjoAyP9pvAnMmInE kjFw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=0At1TWd/Zrs0f4NKDRr1GHoG3Qp4kpUtHN2xANGfef8=; b=CCAP7hU1mpn+jdqNOaRMqYf3DohquCGERnYC0vAj5Df+bc5Z6a9zADy4zruZwi3VSw s31cC7G8t38bVY0JqyzS3upiSBYz/16qvR/NHALvtAL+4ZXjJKUmpXteHDnR5qsRsOTd MEwgJVw8BEDERmuHVRjPNtXyAT+omXh8AixS3d9DPVN1DaD7UKFYMRj0gEa8QL0Oa9fa qSXyuXCR0rqP6WQ4G6hM/GZF+rxWObdEBdbHhOWSH7Y4CQTFslXBOLZ3fezf3cl6im7t +2wFOoD/PGT9XCD05xm6Zg7mRisp8K6jKMvenUUk9UMdcwMH8vm4baKHdH/xkLbbL5gO r+UA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id n10si8702574edx.603.2021.09.13.00.56.26; Mon, 13 Sep 2021 00:56:49 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S237786AbhIMHyo (ORCPT + 99 others); Mon, 13 Sep 2021 03:54:44 -0400 Received: from twspam01.aspeedtech.com ([211.20.114.71]:54648 "EHLO twspam01.aspeedtech.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S237831AbhIMHy2 (ORCPT ); Mon, 13 Sep 2021 03:54:28 -0400 Received: from mail.aspeedtech.com ([192.168.0.24]) by twspam01.aspeedtech.com with ESMTP id 18D7VMhl004723; Mon, 13 Sep 2021 15:31:22 +0800 (GMT-8) (envelope-from billy_tsai@aspeedtech.com) Received: from BillyTsai-pc.aspeed.com (192.168.2.149) by TWMBX02.aspeed.com (192.168.0.24) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Mon, 13 Sep 2021 15:51:07 +0800 From: Billy Tsai To: , , , , , , , , , , , , , CC: Subject: [v6 08/11] iio: adc: aspeed: Add func to set sampling rate. Date: Mon, 13 Sep 2021 15:53:34 +0800 Message-ID: <20210913075337.19991-9-billy_tsai@aspeedtech.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20210913075337.19991-1-billy_tsai@aspeedtech.com> References: <20210913075337.19991-1-billy_tsai@aspeedtech.com> MIME-Version: 1.0 Content-Transfer-Encoding: 7BIT Content-Type: text/plain; charset=US-ASCII X-Originating-IP: [192.168.2.149] X-ClientProxiedBy: TWMBX02.aspeed.com (192.168.0.24) To TWMBX02.aspeed.com (192.168.0.24) X-DNSRBL: X-MAIL: twspam01.aspeedtech.com 18D7VMhl004723 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add the function to set the sampling rate and keep the sampling period for a driver used to wait the fresh value. In addition, since the ADC clock is required when initializing the ADC device, move clk_prepare_enable ahead of the initialization phase. Signed-off-by: Billy Tsai --- drivers/iio/adc/aspeed_adc.c | 58 ++++++++++++++++++++++++------------ 1 file changed, 39 insertions(+), 19 deletions(-) diff --git a/drivers/iio/adc/aspeed_adc.c b/drivers/iio/adc/aspeed_adc.c index 262b5f80c728..cf1e0be9d11f 100644 --- a/drivers/iio/adc/aspeed_adc.c +++ b/drivers/iio/adc/aspeed_adc.c @@ -73,6 +73,12 @@ #define ASPEED_ADC_INIT_POLLING_TIME 500 #define ASPEED_ADC_INIT_TIMEOUT 500000 +/* + * When the sampling rate is too high, the ADC may not have enough charging + * time, resulting in a low voltage value. Thus, the default uses a slow + * sampling rate for most use cases. + */ +#define ASPEED_ADC_DEF_SAMPLING_RATE 65000 struct aspeed_adc_model_data { const char *model_name; @@ -96,6 +102,7 @@ struct aspeed_adc_data { struct clk_hw *clk_scaler; struct reset_control *rst; int vref_mv; + u32 sample_period_ns; }; #define ASPEED_CHAN(_idx, _data_reg_addr) { \ @@ -127,6 +134,24 @@ static const struct iio_chan_spec aspeed_adc_iio_channels[] = { ASPEED_CHAN(15, 0x2E), }; +static int aspeed_adc_set_sampling_rate(struct iio_dev *indio_dev, u32 rate) +{ + struct aspeed_adc_data *data = iio_priv(indio_dev); + + if (rate < data->model_data->min_sampling_rate || + rate > data->model_data->max_sampling_rate) + return -EINVAL; + /* Each sampling needs 12 clocks to convert.*/ + clk_set_rate(data->clk_scaler->clk, rate * ASPEED_CLOCKS_PER_SAMPLE); + rate = clk_get_rate(data->clk_scaler->clk); + data->sample_period_ns = DIV_ROUND_UP_ULL( + (u64)NSEC_PER_SEC * ASPEED_CLOCKS_PER_SAMPLE, rate); + dev_dbg(data->dev, "Adc clock = %d sample period = %d ns", rate, + data->sample_period_ns); + + return 0; +} + static int aspeed_adc_read_raw(struct iio_dev *indio_dev, struct iio_chan_spec const *chan, int *val, int *val2, long mask) @@ -157,17 +182,9 @@ static int aspeed_adc_write_raw(struct iio_dev *indio_dev, struct iio_chan_spec const *chan, int val, int val2, long mask) { - struct aspeed_adc_data *data = iio_priv(indio_dev); - switch (mask) { case IIO_CHAN_INFO_SAMP_FREQ: - if (val < data->model_data->min_sampling_rate || - val > data->model_data->max_sampling_rate) - return -EINVAL; - - clk_set_rate(data->clk_scaler->clk, - val * ASPEED_CLOCKS_PER_SAMPLE); - return 0; + return aspeed_adc_set_sampling_rate(indio_dev, val); case IIO_CHAN_INFO_SCALE: case IIO_CHAN_INFO_RAW: @@ -392,6 +409,19 @@ static int aspeed_adc_probe(struct platform_device *pdev) if (ret) return ret; + ret = clk_prepare_enable(data->clk_scaler->clk); + if (ret) + return ret; + ret = devm_add_action_or_reset(data->dev, + aspeed_adc_clk_disable_unprepare, + data->clk_scaler->clk); + if (ret) + return ret; + ret = aspeed_adc_set_sampling_rate(indio_dev, + ASPEED_ADC_DEF_SAMPLING_RATE); + if (ret) + return ret; + adc_engine_control_reg_val = readl(data->base + ASPEED_REG_ENGINE_CONTROL); adc_engine_control_reg_val |= @@ -418,16 +448,6 @@ static int aspeed_adc_probe(struct platform_device *pdev) return ret; } - ret = clk_prepare_enable(data->clk_scaler->clk); - if (ret) - return ret; - - ret = devm_add_action_or_reset(data->dev, - aspeed_adc_clk_disable_unprepare, - data->clk_scaler->clk); - if (ret) - return ret; - /* Start all channels in normal mode. */ adc_engine_control_reg_val = readl(data->base + ASPEED_REG_ENGINE_CONTROL); -- 2.25.1