Received: by 2002:a05:6a10:6d25:0:0:0:0 with SMTP id gq37csp1723155pxb; Mon, 13 Sep 2021 04:12:53 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzflRI82jtHRTDwKHS41+I8n7fgKzq2ZKXkj+KNneYWEfsOmG6JW1YSzGMxJWR2bauBTB4S X-Received: by 2002:a17:906:af6d:: with SMTP id os13mr12004426ejb.278.1631531572790; Mon, 13 Sep 2021 04:12:52 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1631531572; cv=none; d=google.com; s=arc-20160816; b=wUNbeABJ93OVymorXf3RDkZ0DfMiZmzQr14NdVPvBs5z1uWr3C3Hui5hGTrP06mFhy EaXIMrkm3NMoPudK/VvOchyc1h+Ct+5yB4qyAq3BtR1cNzoJzcIUJhJ832Pvxg+y3pjd 10MIOQ8QzNVoMR51KbcbhXBl1vX2OHk/AbrqKHU0CI8YwCyfKCxmUcXtObGozgCTYnNU HTr0lTJLoERTWHFwlDWCr3ZNUgB6XU+IMVuFG0SAOAeGRBBWHFdbQPD3v872pvtQwmqm 6k0mP4iVXTgHpYsiATQHYjY+XYaYTlVS9RvhlvAD/lU3cvKhg0K/NwbrXxEt9pqj5Mbk uLnw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:message-id:date:subject:cc:to:from; bh=2FU+vDx3UXpPefaCjo7nG3uX4GU58W7si7O5gas5gzA=; b=lBb2az+s/7/obEncea3fepHElGNx/WFKDz+UDoXc5pzs1nNyLB7NR5LXq9TnFKpx6w Dh63TBHEm86nfo7SIAvQHCo0ochXydWT2d7PxdvLl+8VI53f2bk+beLO6vUWDkro7+c/ Alx9FjFTjEN95va6bqQhJR1JIb/FxfFQz8Y57GP2X2rGwzMHAfZyxETS4Vr6dWJI6bNU fQLHOJx0Y0ELiTrAnRr2Nt8sk3mcl+7xUeBXlONgtg29NMJ0MEqF6t1tC7cgn2C0unYv ay/Ug+Y3uAimuxYw4fLTWhWWLZwSIEvh021nJFt/QwDIkaud63RE8E7BuWapsMutv+Zm SeDw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=mediatek.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id cw1si8390512ejc.693.2021.09.13.04.12.29; Mon, 13 Sep 2021 04:12:52 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=mediatek.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S238593AbhIMJ3Z (ORCPT + 99 others); Mon, 13 Sep 2021 05:29:25 -0400 Received: from mailgw01.mediatek.com ([60.244.123.138]:51070 "EHLO mailgw01.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S238597AbhIMJ3Z (ORCPT ); Mon, 13 Sep 2021 05:29:25 -0400 X-UUID: ce9b042b918847c99cb990bb1516e57c-20210913 X-UUID: ce9b042b918847c99cb990bb1516e57c-20210913 Received: from mtkcas10.mediatek.inc [(172.21.101.39)] by mailgw01.mediatek.com (envelope-from ) (Generic MTA with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 1269922654; Mon, 13 Sep 2021 17:28:04 +0800 Received: from mtkcas11.mediatek.inc (172.21.101.40) by mtkmbs07n2.mediatek.inc (172.21.101.141) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Mon, 13 Sep 2021 17:28:02 +0800 Received: from mtksdccf07.mediatek.inc (172.21.84.99) by mtkcas11.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Mon, 13 Sep 2021 17:28:02 +0800 From: Seiya Wang To: Rob Herring , Matthias Brugger CC: , , , , , Seiya Wang Subject: [PATCH] arm64: dts: mt8183: support coresight-cpu-debug for mt8183 Date: Mon, 13 Sep 2021 17:27:36 +0800 Message-ID: <20210913092736.19207-1-seiya.wang@mediatek.com> X-Mailer: git-send-email 2.14.1 MIME-Version: 1.0 Content-Type: text/plain X-MTK: N Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add coresight-cpu-debug nodes to mt8183 for dumping EDPRSR, EDPCSR, EDCIDSR, EDVIDSR while kernel panic happens Signed-off-by: Seiya Wang --- arch/arm64/boot/dts/mediatek/mt8183.dtsi | 64 ++++++++++++++++++++++++++++++++ 1 file changed, 64 insertions(+) diff --git a/arch/arm64/boot/dts/mediatek/mt8183.dtsi b/arch/arm64/boot/dts/mediatek/mt8183.dtsi index 409cf827970c..3ad4dd47518a 100644 --- a/arch/arm64/boot/dts/mediatek/mt8183.dtsi +++ b/arch/arm64/boot/dts/mediatek/mt8183.dtsi @@ -367,6 +367,70 @@ reg = <0 0x0c530a80 0 0x50>; }; + cpu_debug0: cpu-debug@d410000 { + compatible = "arm,coresight-cpu-debug","arm,primecell"; + reg = <0x0 0xd410000 0x0 0x1000>; + clocks = <&infracfg CLK_INFRA_DEBUGSYS>; + clock-names = "apb_pclk"; + cpu = <&cpu0>; + }; + + cpu_debug1: cpu-debug@d510000 { + compatible = "arm,coresight-cpu-debug","arm,primecell"; + reg = <0x0 0xd510000 0x0 0x1000>; + clocks = <&infracfg CLK_INFRA_DEBUGSYS>; + clock-names = "apb_pclk"; + cpu = <&cpu1>; + }; + + cpu_debug2: cpu-debug@d610000 { + compatible = "arm,coresight-cpu-debug","arm,primecell"; + reg = <0x0 0xd610000 0x0 0x1000>; + clocks = <&infracfg CLK_INFRA_DEBUGSYS>; + clock-names = "apb_pclk"; + cpu = <&cpu2>; + }; + + cpu_debug3: cpu-debug@d710000 { + compatible = "arm,coresight-cpu-debug","arm,primecell"; + reg = <0x0 0xd710000 0x0 0x1000>; + clocks = <&infracfg CLK_INFRA_DEBUGSYS>; + clock-names = "apb_pclk"; + cpu = <&cpu3>; + }; + + cpu_debug4: cpu-debug@d810000 { + compatible = "arm,coresight-cpu-debug","arm,primecell"; + reg = <0x0 0xd810000 0x0 0x1000>; + clocks = <&infracfg CLK_INFRA_DEBUGSYS>; + clock-names = "apb_pclk"; + cpu = <&cpu4>; + }; + + cpu_debug5: cpu-debug@d910000 { + compatible = "arm,coresight-cpu-debug","arm,primecell"; + reg = <0x0 0xd910000 0x0 0x1000>; + clocks = <&infracfg CLK_INFRA_DEBUGSYS>; + clock-names = "apb_pclk"; + cpu = <&cpu5>; + }; + + cpu_debug6: cpu-debug@da10000 { + compatible = "arm,coresight-cpu-debug","arm,primecell"; + reg = <0x0 0xda10000 0x0 0x1000>; + clocks = <&infracfg CLK_INFRA_DEBUGSYS>; + clock-names = "apb_pclk"; + cpu = <&cpu6>; + }; + + cpu_debug7: cpu-debug@db10000 { + compatible = "arm,coresight-cpu-debug","arm,primecell"; + reg = <0x0 0xdb10000 0x0 0x1000>; + clocks = <&infracfg CLK_INFRA_DEBUGSYS>; + clock-names = "apb_pclk"; + cpu = <&cpu7>; + }; + topckgen: syscon@10000000 { compatible = "mediatek,mt8183-topckgen", "syscon"; reg = <0 0x10000000 0 0x1000>; -- 2.14.1