Received: by 2002:a05:6a11:4021:0:0:0:0 with SMTP id ky33csp635000pxb; Tue, 14 Sep 2021 05:37:40 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxGDnS8bD9dQfuePuz6b99EThAMJ/AIilkEaNgTJ6vP21Mfx3DL315peGmjbXKAo5Fl1k8v X-Received: by 2002:a5e:db06:: with SMTP id q6mr13397449iop.24.1631623060700; Tue, 14 Sep 2021 05:37:40 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1631623060; cv=none; d=google.com; s=arc-20160816; b=yV8cLO65+cu5W3+4WfQtsOiuI0wI7omsY6AQ8lJ9WRA5Qrwnap6XH86cWHxZJ8U5hs JISx//u0rbYPnj2laSugCATEdaUVctPohjqWX3dBpIlMrqyzukggy3NuaftpiCk0nbpQ tpYqoy9Kr/Zbpff3/DVrFQvrKxM0yJ0LKI4bLl5i5VfFo93x7pOBUFe9NWGKJl3W4VjV o3MbEHGq0F08XjQJ/P/WE/v/XB18KnqkCwcMLU5QSSTq3umRZFn1IUeg8tkBIPHp57q/ KaEeU7oj+kKO6pZq+pxSu+n17xMmqd3Zlq3ZbCfMZpgnNDuMgwMiurk56dnCR/4ruT7A FYAg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=aTpDnhRnN8MOPoFru1z010E6kuZF9wtuDQKbZnDkJr4=; b=kIM+oVGHiade3jDN1LpRBNrO3ZoSz4hLG1yd4dzrWJSA54K3Xob23FGa3P0GuiitP9 GZANmEuFBglNxIhwQnTr8it2MEHIjADn9zHI8Uic/XoywPPxHtcwB5ppYwO6jKqVf6Ss wrDLX2j9H6CyWixFaLb4kdbCQJEizVZfvX8ejFyoX16Y12EG8QunpD7guVUb9/7xpSoh JZoLu6dzjq8NDZQzzUliaRcw2XB3MxdsuMJHmpMNXybYx/klMF+AgKsXvklSDdbICag7 /11l6p2BljKV8ajIzfvYsJg8MBrKtqECgSAzBp/h4rzQiB31Us+aLumWVL/yhrpdfvm3 XBBg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=mediatek.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id t22si10077681jao.55.2021.09.14.05.37.28; Tue, 14 Sep 2021 05:37:40 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=mediatek.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232865AbhINMg2 (ORCPT + 99 others); Tue, 14 Sep 2021 08:36:28 -0400 Received: from mailgw02.mediatek.com ([210.61.82.184]:40486 "EHLO mailgw02.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S232801AbhINMgV (ORCPT ); Tue, 14 Sep 2021 08:36:21 -0400 X-UUID: 77751c7b44d8426493af619b85db3633-20210914 X-UUID: 77751c7b44d8426493af619b85db3633-20210914 Received: from mtkcas10.mediatek.inc [(172.21.101.39)] by mailgw02.mediatek.com (envelope-from ) (Generic MTA with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 900585629; Tue, 14 Sep 2021 20:35:01 +0800 Received: from mtkcas07.mediatek.inc (172.21.101.84) by mtkmbs10n1.mediatek.inc (172.21.101.34) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id 15.2.792.15; Tue, 14 Sep 2021 20:35:00 +0800 Received: from localhost.localdomain (10.17.3.154) by mtkcas07.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Tue, 14 Sep 2021 20:34:59 +0800 From: Fengquan Chen To: Wim Van Sebroeck , Guenter Roeck , Rob Herring , Matthias Brugger , , , , , CC: , , , , , , Subject: [v3,2/2] watchdog: mtk: add disable_wdt_extrst support Date: Tue, 14 Sep 2021 20:34:54 +0800 Message-ID: <20210914123454.32603-3-Fengquan.Chen@mediatek.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20210914123454.32603-1-Fengquan.Chen@mediatek.com> References: <20210914123454.32603-1-Fengquan.Chen@mediatek.com> MIME-Version: 1.0 Content-Transfer-Encoding: 7BIT Content-Type: text/plain; charset=US-ASCII X-MTK: N Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org In some cases, we may need watchdog just to trigger an internal soc reset without sending any output signal. Provide a disable_wdt_extrst parameter for configuration. We can disable or enable it just by configuring dts. Signed-off-by: Fengquan Chen Reviewed-by: Guenter Roeck --- drivers/watchdog/mtk_wdt.c | 7 +++++++ 1 file changed, 7 insertions(+) diff --git a/drivers/watchdog/mtk_wdt.c b/drivers/watchdog/mtk_wdt.c index 796fbb048cbe..ceb57ea627cd 100644 --- a/drivers/watchdog/mtk_wdt.c +++ b/drivers/watchdog/mtk_wdt.c @@ -65,6 +65,7 @@ struct mtk_wdt_dev { void __iomem *wdt_base; spinlock_t lock; /* protects WDT_SWSYSRST reg */ struct reset_controller_dev rcdev; + bool disable_wdt_extrst; }; struct mtk_wdt_data { @@ -256,6 +257,8 @@ static int mtk_wdt_start(struct watchdog_device *wdt_dev) reg |= (WDT_MODE_IRQ_EN | WDT_MODE_DUAL_EN); else reg &= ~(WDT_MODE_IRQ_EN | WDT_MODE_DUAL_EN); + if (mtk_wdt->disable_wdt_extrst) + reg &= ~WDT_MODE_EXRST_EN; reg |= (WDT_MODE_EN | WDT_MODE_KEY); iowrite32(reg, wdt_base + WDT_MODE); @@ -381,6 +384,10 @@ static int mtk_wdt_probe(struct platform_device *pdev) if (err) return err; } + + mtk_wdt->disable_wdt_extrst = + of_property_read_bool(dev->of_node, "mediatek,disable-extrst"); + return 0; } -- 2.25.1