Received: by 2002:a05:6a11:4021:0:0:0:0 with SMTP id ky33csp829435pxb; Tue, 14 Sep 2021 09:34:40 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzUNCulnwBnIXIeC7BsidE5jWzpiBE278hwyOzaKM0mRMTHTx12FpapmVhpcNmnAd8pohBq X-Received: by 2002:ac2:4e45:: with SMTP id f5mr14055185lfr.628.1631637280549; Tue, 14 Sep 2021 09:34:40 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1631637280; cv=none; d=google.com; s=arc-20160816; b=0b3XbIyo8FhvS6ZCCkMmgXCLIZ01JTNeepBgdC2TTCJJZ3ApZUcjUqmB6rJxzslKYy jrk5OxTh4LlNmaUBzqkbWkVDgY0/koLkFbIYQ+Po/asbdaeh+rxBuznuwM/mZS/KPtJS 30/6v/o3V6SBBs5WO46c0m4jrwGIoHQrQqAYTkjEJ1M5gq/dz41XYKKql0we3CJ2hbsi kufBpETjDWJf8YKzonXLktd3oGwO+HLezLTlo673DYweQyqNZa5MKCO9+BJnNYWalilr edzLdfl9zQGee9rbejJkbRlXlr/GndpdcIvgqlaQvOJjtq+VHryKjDGZHzQTWpC7Mkp0 8t5A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:in-reply-to:content-disposition:mime-version :references:message-id:subject:cc:to:from:date:dkim-signature; bh=njN+e+7M4hzi6WYHOVWZV17tMFaFf10fm8CiV1MfHR4=; b=N2VmCpyyHdc1/ozbGpGv/JbbNHqcGaoVvUyrwUfsuIuAdi6uaAhvAZZ1ZAwBN1z8P8 0H6/uLrh9fowrnbJZyRNMpm72owkqliRTDACSIFNncx65Tkha/v5hyvCSgyhDOLQ1Nyu o5Sz4RM6otn2pYMfcLqloUiR84wBiUhWn5qxpCS4oe2AD28ZK3cTLXM0PIYw6Rn5ZfaS YQbCHDKScXdhCNIY27gIXQbFqV5W7eUu57aGkqHEvP0HJm5sn74hhPhDX8EPgeOH442H Qas361GJjwQMo2uiPrt9g3t/koNlkh5FNzh3LmabPzXw/IKtzpne02f0J0KydmhSajgf E0gw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@lunn.ch header.s=20171124 header.b=LpUCT+oR; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id x9si16188548lfq.82.2021.09.14.09.34.12; Tue, 14 Sep 2021 09:34:40 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@lunn.ch header.s=20171124 header.b=LpUCT+oR; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229675AbhINQbT (ORCPT + 99 others); Tue, 14 Sep 2021 12:31:19 -0400 Received: from vps0.lunn.ch ([185.16.172.187]:41040 "EHLO vps0.lunn.ch" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229492AbhINQbS (ORCPT ); Tue, 14 Sep 2021 12:31:18 -0400 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lunn.ch; s=20171124; h=In-Reply-To:Content-Disposition:Content-Type:MIME-Version: References:Message-ID:Subject:Cc:To:From:Date:From:Sender:Reply-To:Subject: Date:Message-ID:To:Cc:MIME-Version:Content-Type:Content-Transfer-Encoding: Content-ID:Content-Description:Content-Disposition:In-Reply-To:References; bh=njN+e+7M4hzi6WYHOVWZV17tMFaFf10fm8CiV1MfHR4=; b=LpUCT+oREkyCgJaMiMhbSiuNxB RbVjjL0nAA+jVCLmp7CkAUWZh48/SXj+Q2uCvwRJ7T4E1cz4nd1Ct8vjNFDsCbSXHKfdpxOYal9fK wlhXOyG7C260yoziBFTBxy/GzKUNZhGL03g2gIUi/tR68xLEhQ5yfd2eqvr91wlRDFa4=; Received: from andrew by vps0.lunn.ch with local (Exim 4.94.2) (envelope-from ) id 1mQBJj-006cin-13; Tue, 14 Sep 2021 18:29:55 +0200 Date: Tue, 14 Sep 2021 18:29:55 +0200 From: Andrew Lunn To: Gerhard Engleder Cc: Vladimir Oltean , Vladimir Oltean , netdev , Heiner Kallweit , "David S. Miller" , Russell King , Jakub Kicinski , "linux-kernel@vger.kernel.org" Subject: Re: [RFC PATCH net] Revert "net: phy: Uniform PHY driver access" Message-ID: References: <20210912192805.1394305-1-vladimir.oltean@nxp.com> <20210912213855.kxoyfqdyxktax6d3@skbuf> <20210914120617.iaqaukal3riridew@skbuf> <20210914151525.gg2ifaqqxrmytaxm@skbuf> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org > I submitted it, but Michal Simek argumented that dts files of FPGA > logic shall not be part of mainline. I suggested that at least one > reference platform for every FPGA based IP core should be allowed, > but he said that no one is able to test it. So it seems that you > will never see any dts file which contains FPGA logic in mainline. I > will try to submit it again if anyone will support me? My opinion: If there is a real product out in the field using this, the DT for the product can be in mainline. Reference Design Kits for ASICs are well supported in mainline. So the question is, is an FPGA sufficiently different to an ASIC that is should be treated differently? Do you have an off the shelf platform or something custom? How easy is it to get the platform which is used as an RDK? Can you make a bitstream available for anybody to use? Andrew