Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18;
MIME-Version: 1.0
References: <20210912192805.1394305-1-vladimir.oltean@nxp.com>
 <CANr-f5wCpcPM+FbeW+x-JmZt0-WmE=b5Ys1Pa_G7p8v3nLyCcQ@mail.gmail.com>
 <20210912213855.kxoyfqdyxktax6d3@skbuf> <YT+dL1R/DTVBWQ7D@lunn.ch>
 <20210914120617.iaqaukal3riridew@skbuf> <YUCytc0+ChhcdOo+@lunn.ch>
 <20210914151525.gg2ifaqqxrmytaxm@skbuf> <CANr-f5zNnywpNxMAmNDv60otqXo2oGKiQpT2BL3VraOZftGc4w@mail.gmail.com>
 <YUDOA9SKfCliXlTx@lunn.ch>
In-Reply-To: <YUDOA9SKfCliXlTx@lunn.ch>
From:   Gerhard Engleder <gerhard@engleder-embedded.com>
Date:   Tue, 14 Sep 2021 19:14:12 +0200
Message-ID: <CANr-f5yaLZnKwmsT6qpNgXCgm2wYk54f2x9ajuCzSx0as8o-Dg@mail.gmail.com>
Subject: Re: [RFC PATCH net] Revert "net: phy: Uniform PHY driver access"
To:     Andrew Lunn <andrew@lunn.ch>
Cc:     Vladimir Oltean <vladimir.oltean@nxp.com>,
        Vladimir Oltean <olteanv@gmail.com>,
        netdev <netdev@vger.kernel.org>,
        Heiner Kallweit <hkallweit1@gmail.com>,
        "David S. Miller" <davem@davemloft.net>,
        Russell King <linux@armlinux.org.uk>,
        Jakub Kicinski <kuba@kernel.org>,
        "linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>
Content-Type: text/plain; charset="UTF-8"
Precedence: bulk

> > I submitted it, but Michal Simek argumented that dts files of FPGA
> > logic shall not be part of mainline. I suggested that at least one
> > reference platform for every FPGA based IP core should be allowed,
> > but he said that no one is able to test it.  So it seems that you
> > will never see any dts file which contains FPGA logic in mainline. I
> > will try to submit it again if anyone will support me?
>
> My opinion: If there is a real product out in the field using this,
> the DT for the product can be in mainline.
>
> Reference Design Kits for ASICs are well supported in mainline. So the
> question is, is an FPGA sufficiently different to an ASIC that is
> should be treated differently? Do you have an off the shelf platform
> or something custom? How easy is it to get the platform which is used
> as an RDK? Can you make a bitstream available for anybody to use?

At least in combination with the board I can see no difference between ASIC
and FPGA. Usually a FPGA bitstream targets a specific board, so the devices
within the FPGA can be treated like devices on the board.

The reference platform is based on off the shelf stuff (Xilinx ZCU104 and Avnet
AES-FMC-NETW1-G). At least I had no problem buying the boards.

Yes, I can provide a bitstream for everybody.

Gerhard