Received: by 2002:a05:6a11:4021:0:0:0:0 with SMTP id ky33csp1055240pxb; Tue, 14 Sep 2021 15:20:24 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxISnZa77IhlUNUU9+WGfjcxRS47gPubvJwBiV6a2YJBz77AJ7Jfk+UQVA5c34CMmqPPp1D X-Received: by 2002:a5e:db06:: with SMTP id q6mr15513246iop.24.1631658024633; Tue, 14 Sep 2021 15:20:24 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1631658024; cv=none; d=google.com; s=arc-20160816; b=RMppFRZ88+0/p5xmu2g/7JCaDvlSCeacAdZOLNIRcWYZucQ8IdLYE6pMwVOWvJmGkb CQwVPquvE8MLjWSFxSj/MbgvUYrgx3DPdqU4fMdf7pGXaESzXKAuchWQfs4oqlvRBUUd 3O4RTWwoTTLXln9EqOWmoPUJBDrZ5ihORSUPyTk8/ZGCoEya1saeaS5Vk/nx4CrNQZdA pRiZxaO99pM6F7LzG0Pc3jNS7nFsv3J+Ro2RLoRB7pVl63fWE60ipTx6qKL4d5hbDWv6 /mOzl8V4ArOmt3ZV3bBfvLfHCiBWrA34762Bc04jJ36UObJh7UJA6d4rrccFS2mdR1BK ammw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:user-agent:message-id:date:to:cc:from:subject :references:in-reply-to:content-transfer-encoding:mime-version :dkim-signature; bh=yuT49ZLUiStwMqFdlVDdUjhjOeQGsFjtU3vuUb4EGQA=; b=Ysj3iQRwg3Hps11RvKhXN0Pb2yb1MyAyP2k8YYyUSSqgAQCds9EXa+trd8a51za2jP d8rIBQOgexYb5G+nNlsVI8ueXak9iUqqrzuof1GVFBly4SYe6rQzVhALuhql0dRnr3Dn cNN+NV6woP9KKx1VOHxgjN9Ty+T4P3sEUr9Xbt70mxCEPZ5iDLfanp4dSZS/vxHjAu/f +wnqaO1AueIzSI6rHdeSHQ+zjxBSLQWp6quMhpcKv0KKTLx6L1FQY5iW97keK2QL1m4h YRDz3qlqQ0VT7mzWMSbzyKiBvtrvMt/DIQXS5/W2hM3Tj5uhBwygyHqx+GH/vQe+IX4e qxNA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=Zv7UQHk4; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id 187si11760872jaf.20.2021.09.14.15.20.12; Tue, 14 Sep 2021 15:20:24 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=Zv7UQHk4; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S235587AbhINWT5 (ORCPT + 99 others); Tue, 14 Sep 2021 18:19:57 -0400 Received: from mail.kernel.org ([198.145.29.99]:54358 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S235546AbhINWT4 (ORCPT ); Tue, 14 Sep 2021 18:19:56 -0400 Received: by mail.kernel.org (Postfix) with ESMTPSA id 59E7461166; Tue, 14 Sep 2021 22:18:38 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1631657918; bh=yuT49ZLUiStwMqFdlVDdUjhjOeQGsFjtU3vuUb4EGQA=; h=In-Reply-To:References:Subject:From:Cc:To:Date:From; b=Zv7UQHk4FDcueCVQo4VCCWXtyn0FEuCnIcGqorlBxea15HBgA+bJ/QosbjB+ICGSO FH8TE2KcySein8v3dp12NWAB/GJsjbXvsZcFAPUXMXT8oWn5DaqDd36cJy+F25tze8 AxpFZFYACuvfNDFEJ1joCBB1RTgz1MITi3pNvkl6NNbbuXZoWEswV9j4c3zU+2h+UF OA6burT8fd7sYHtaA/Z+7YPHkJH67oDO74buZvjTaje+RYgzVLLwKPAc/oqKaWCKnM mp7/o4pdNCzd7/Yla5F4wG4w37exL6UdwEj7plz91w+Rbr6UlAfvKN3hHFeEeTGcs1 CJHIO0H1RZS4w== Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable In-Reply-To: <20210914021633.26377-9-chun-jie.chen@mediatek.com> References: <20210914021633.26377-1-chun-jie.chen@mediatek.com> <20210914021633.26377-9-chun-jie.chen@mediatek.com> Subject: Re: [v3 08/24] clk: mediatek: Add MT8195 peripheral clock support From: Stephen Boyd Cc: linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-mediatek@lists.infradead.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, srv_heupstream@mediatek.com, Project_Global_Chrome_Upstream_Group@mediatek.com, Chun-Jie Chen To: Chun-Jie Chen , Matthias Brugger , Nicolas Boichat , Rob Herring Date: Tue, 14 Sep 2021 15:18:37 -0700 Message-ID: <163165791714.763609.4217812173195120259@swboyd.mtv.corp.google.com> User-Agent: alot/0.9.1 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Quoting Chun-Jie Chen (2021-09-13 19:16:17) > Add MT8195 peripheral clock controller which provides clock > gate control for ethernet/flashif/pcie/ssusb. >=20 > Signed-off-by: Chun-Jie Chen > Reviewed-by: Chen-Yu Tsai > --- Applied to clk-next