Received: by 2002:a05:6a11:4021:0:0:0:0 with SMTP id ky33csp274308pxb; Wed, 15 Sep 2021 01:31:40 -0700 (PDT) X-Google-Smtp-Source: ABdhPJyxr+vvr6qUovL3nH5VGdg02Np7G1cK8tMrchQTBdLNK6ryK1ah8+o+Qj9RtCY+NdlP99MH X-Received: by 2002:a05:6602:130c:: with SMTP id h12mr17424018iov.132.1631694700574; Wed, 15 Sep 2021 01:31:40 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1631694700; cv=none; d=google.com; s=arc-20160816; b=D01Pb8FYh2uHNtQ0uYzDDKtQTmvvFyTK+DsuUMLDt2xLuGxxKai07LE6vwjCeKflxp eOmA9MHoi76oshrh2YZNxIlSGjqs/ZnKby2juv7Kyn6On608OrgxLU4TJFcgBBLNXu40 zs0mVZcKntm8Shx/ot2pC7LHp26eEsqKDkC/icO+LW2hDEr0HJ3R3n+AEQB49K2FqSth dtCO+aXld/tqe5FLKhNF9fRIAp/PLJdapjfQVrwV2DYg0uNDOh48FbFVL++TzPO5JyqJ Dzte4m8JvYdrzfy0hsCTWYnRxIrgD6FZK6S4RdFa6JBmxc68GHpaUfn6WF/E8aZxFohm Zprg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:content-language :in-reply-to:mime-version:user-agent:date:message-id:from:references :cc:to:subject:dkim-signature; bh=/IRBxu7nqqQwWukLDNF8mXTbZavrvfbLU6FhnLGRjL4=; b=dU6+P1SJKtkCmTAFRLZ1Sd+4Mi9HDpkMid7uy8k9nnE398sJd6wZUNbZIisLtZB9Mi qVmaEySKVYD8IdO8Jzobv+mjFTadx09kaP5kLFGA9qvI9coXg3MQMLmInGfRDCYrPkDh jDpjp1PbtKZgX0lJ84oNahHNrf1hcKTJakb6Mt/9ltqaEJq9fCElFeVioaLaKn08z2m7 shImELqAfM3TEoCNiSxOV18sDxc6kDNM7QzwOY+tA4n5HSKgHQT9FNnQDAHGDwoy7W2R b8vnszkOfG3JPXE67O36+xLwPgPuWahIAmIpNf9ZS8r4a2RXoh+Jnev+DnT419T1bvha xdsA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@canonical.com header.s=20210705 header.b=AcX37HBF; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=canonical.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id b62si1016672jab.61.2021.09.15.01.31.28; Wed, 15 Sep 2021 01:31:40 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@canonical.com header.s=20210705 header.b=AcX37HBF; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=canonical.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231672AbhIOIaK (ORCPT + 99 others); Wed, 15 Sep 2021 04:30:10 -0400 Received: from smtp-relay-internal-1.canonical.com ([185.125.188.123]:46906 "EHLO smtp-relay-internal-1.canonical.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231728AbhIOIaJ (ORCPT ); Wed, 15 Sep 2021 04:30:09 -0400 Received: from mail-ej1-f71.google.com (mail-ej1-f71.google.com [209.85.218.71]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) by smtp-relay-internal-1.canonical.com (Postfix) with ESMTPS id E2EC93F4BE for ; Wed, 15 Sep 2021 08:28:49 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=canonical.com; s=20210705; t=1631694529; bh=/IRBxu7nqqQwWukLDNF8mXTbZavrvfbLU6FhnLGRjL4=; h=Subject:To:Cc:References:From:Message-ID:Date:MIME-Version: In-Reply-To:Content-Type; b=AcX37HBFCtokwmFb5/gjWXfxXIQ4HgVGjUF4APQqvyfEhMWbvuNtkYSd/UOFFgnn4 tZ8V3DrSuvgjhmwF+6D/a+6Ri2Om5YkIsQd1jmc96ZgdvM9NCQs728TUQlYR+sMwSn CBYwOkMolCVxSOjzt8oQ9XxBeaP7GeLCNeII9eSc7LNyou7u7WAep/Eo1D9F71q1Bz vaYqHV1TW6gApfElUCxHU++UXvbCzEui+f6nMMx64snDv7zymxw4RDDL6qx6AVzfj2 /2CGAljyhDcxC8m4au7lYYund+oWDKIUGAGIDZZRriKjz4clOMYrMi61nneNqYcw/g 7G407Hr+6hdMg== Received: by mail-ej1-f71.google.com with SMTP id q15-20020a17090622cf00b005c42d287e6aso1093734eja.18 for ; Wed, 15 Sep 2021 01:28:49 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:subject:to:cc:references:from:message-id:date :user-agent:mime-version:in-reply-to:content-language :content-transfer-encoding; bh=/IRBxu7nqqQwWukLDNF8mXTbZavrvfbLU6FhnLGRjL4=; b=vEfed4UrKli4tk0NBZ+SaGri2JMu0eJ8rjTy8aHvj3Z6wr5G7IbBgL7V0RfvBtkECn zSO3h/gIExBaPKGAgw3/i1WDJvwycnJHgU3cX4pYUNcUJUBjesVi5m4opxUENcFAa8jA r6iq3eidLbFNYUiRYZBmEPeDhUewsN6AiK4QM9z9v/LcnF0bfFD9WX4PMGUjIjqMqNNe CNKUtyO3BKBZ9yFKAqic9jiGmibxunbcQYNt304eKphsh654ti6h/UI9XM9YRCT4CRT2 97YVm+wnROjEIn9ihD4oVdvqrDkuGigqdjeHoBS4U5o5Ys+7yjmypQwaGjBL/8c3Op1J BO5A== X-Gm-Message-State: AOAM531l/1zllyKDBcrigmyT5Zpr266+AHa6563C0Jo6FzpjV1KnBwAj nIBaHw1ou4IchUNpsmpTalCy9k3klFRSiaNIbS2pEstLThjuLlKGIyAH6G/NlV7fL4iy8UwGjVM +B93+PRjKoVphZg0N8NWp00WlheHmtprGnbBvavVjXw== X-Received: by 2002:a05:6402:2048:: with SMTP id bc8mr24440070edb.114.1631694529618; Wed, 15 Sep 2021 01:28:49 -0700 (PDT) X-Received: by 2002:a05:6402:2048:: with SMTP id bc8mr24440045edb.114.1631694529404; Wed, 15 Sep 2021 01:28:49 -0700 (PDT) Received: from [192.168.3.211] (lk.84.20.244.219.dc.cable.static.lj-kabel.net. [84.20.244.219]) by smtp.gmail.com with ESMTPSA id q11sm6717919edv.73.2021.09.15.01.28.47 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Wed, 15 Sep 2021 01:28:48 -0700 (PDT) Subject: Re: [PATCH 5/6] dt-bindings: clock: Document Exynos850 CMU bindings To: Sam Protsenko , Sylwester Nawrocki , =?UTF-8?Q?Pawe=c5=82_Chmiel?= , Chanwoo Choi , Tomasz Figa , Rob Herring , Stephen Boyd , Michael Turquette Cc: Ryu Euiyoul , Tom Gall , Sumit Semwal , John Stultz , Amit Pundir , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org, linux-kernel@vger.kernel.org, linux-samsung-soc@vger.kernel.org References: <20210914155607.14122-1-semen.protsenko@linaro.org> <20210914155607.14122-6-semen.protsenko@linaro.org> From: Krzysztof Kozlowski Message-ID: Date: Wed, 15 Sep 2021 10:28:46 +0200 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:78.0) Gecko/20100101 Thunderbird/78.13.0 MIME-Version: 1.0 In-Reply-To: <20210914155607.14122-6-semen.protsenko@linaro.org> Content-Type: text/plain; charset=utf-8 Content-Language: en-US Content-Transfer-Encoding: 7bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 14/09/2021 17:56, Sam Protsenko wrote: > Provide dt-schema documentation for Exynos850 SoC clock controller. > > Signed-off-by: Sam Protsenko > --- > .../clock/samsung,exynos850-clock.yaml | 190 ++++++++++++++++++ > 1 file changed, 190 insertions(+) > create mode 100644 Documentation/devicetree/bindings/clock/samsung,exynos850-clock.yaml > > diff --git a/Documentation/devicetree/bindings/clock/samsung,exynos850-clock.yaml b/Documentation/devicetree/bindings/clock/samsung,exynos850-clock.yaml > new file mode 100644 > index 000000000000..b69ba4125421 > --- /dev/null > +++ b/Documentation/devicetree/bindings/clock/samsung,exynos850-clock.yaml > @@ -0,0 +1,190 @@ > +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) > +%YAML 1.2 > +--- > +$id: http://devicetree.org/schemas/clock/samsung,exynos850-clock.yaml# > +$schema: http://devicetree.org/meta-schemas/core.yaml# > + > +title: Samsung Exynos850 SoC clock controller > + > +maintainers: > + - Sam Protsenko > + - Chanwoo Choi > + - Krzysztof Kozlowski > + - Sylwester Nawrocki > + - Tomasz Figa > + > +description: | > + Exynos850 clock controller is comprised of several CMU units, generating > + clocks for different domains. Those CMU units are modeled as separate device > + tree nodes, and might depend on each other. Root clocks in that clock tree are > + two external clocks:: OSCCLK (26 MHz) and RTCCLK (32768 Hz). Those external > + clocks must be defined as fixed-rate clocks in dts. > + > + CMU_TOP is a top-level CMU, where all base clocks are prepared using PLLs and > + dividers; all other leaf clocks (other CMUs) are usually derived from CMU_TOP. > + > + Each clock is assigned an identifier and client nodes can use this identifier > + to specify the clock which they consume. All clocks that available for usage > + in clock consumer nodes are defined as preprocessor macros in > + 'dt-bindings/clock/exynos850.h' header. > + > +properties: > + compatible: > + enum: > + - samsung,exynos850-cmu-top > + - samsung,exynos850-cmu-core > + - samsung,exynos850-cmu-hsi > + - samsung,exynos850-cmu-peri > + > + clocks: > + minItems: 1 > + maxItems: 5 > + > + clock-names: > + minItems: 1 > + maxItems: 5 > + > + "#clock-cells": > + const: 1 > + > + reg: > + maxItems: 1 > + > +allOf: > + - if: > + properties: > + compatible: > + contains: > + const: samsung,exynos850-cmu-top > + > + then: > + properties: > + clocks: > + items: > + - description: External reference clock (26 MHz) > + > + clock-names: > + items: > + - const: oscclk > + > + - if: > + properties: > + compatible: > + contains: > + const: samsung,exynos850-cmu-core > + > + then: > + properties: > + clocks: > + items: > + - description: External reference clock (26 MHz) > + - description: CMU_CORE bus clock (from CMU_TOP) > + - description: CCI clock (from CMU_TOP) > + - description: eMMC clock (from CMU_TOP) > + - description: SSS clock (from CMU_TOP) > + > + clock-names: > + items: > + - const: oscclk > + - const: dout_core_bus > + - const: dout_core_cci > + - const: dout_core_mmc_embd > + - const: dout_core_sss > + > + - if: > + properties: > + compatible: > + contains: > + const: samsung,exynos850-cmu-hsi > + > + then: > + properties: > + clocks: > + items: > + - description: External reference clock (26 MHz) > + - description: External RTC clock (32768 Hz) > + - description: CMU_HSI bus clock (from CMU_TOP) > + - description: SD card clock (from CMU_TOP) > + - description: "USB 2.0 DRD clock (from CMU_TOP)" > + > + clock-names: > + items: > + - const: oscclk > + - const: rtcclk > + - const: dout_hsi_bus > + - const: dout_hsi_mmc_card > + - const: dout_hsi_usb20drd > + > + - if: > + properties: > + compatible: > + contains: > + const: samsung,exynos850-cmu-peri > + > + then: > + properties: > + clocks: > + items: > + - description: External reference clock (26 MHz) > + - description: CMU_PERI bus clock (from CMU_TOP) > + - description: UART clock (from CMU_TOP) > + - description: Parent clock for HSI2C and SPI (from CMU_TOP) > + > + clock-names: > + items: > + - const: oscclk > + - const: dout_peri_bus > + - const: dout_peri_uart > + - const: dout_peri_ip > + > +required: > + - compatible > + - "#clock-cells" > + - clocks > + - clock-names > + - reg > + > +additionalProperties: false > + > +examples: > + # Clock controller node for CMU_PERI > + - | > + #include > + > + cmu_peri: clock-controller@10030000 { > + compatible = "samsung,exynos850-cmu-peri"; > + reg = <0x10030000 0x8000>; > + #clock-cells = <1>; > + > + clocks = <&oscclk>, <&cmu_top DOUT_PERI_BUS>, > + <&cmu_top DOUT_PERI_UART>, > + <&cmu_top DOUT_PERI_IP>; > + clock-names = "oscclk", "dout_peri_bus", > + "dout_peri_uart", "dout_peri_ip"; > + }; > + > + # External reference clock (should be provided in particular board DTS) > + - | > + oscclk: clock-oscclk { > + compatible = "fixed-clock"; > + #clock-cells = <0>; > + clock-output-names = "oscclk"; > + clock-frequency = <26000000>; > + }; Skip ossclk - it's trivial and not related to these bindings. > + > + # UART controller node that consumes the clock generated by CMU_PERI > + - | > + #include > + #include > + > + serial_0: serial@13820000 { > + compatible = "samsung,exynos850-uart"; > + reg = <0x13820000 0x100>; > + interrupts = ; > + pinctrl-names = "default"; > + pinctrl-0 = <&uart0_pins>; > + clocks = <&cmu_peri GOUT_UART_PCLK>, <&cmu_peri GOUT_UART_IPCLK>; > + clock-names = "uart", "clk_uart_baud0"; The same, skip it because it is trivial and common with all clock providers. Also Rob's robot checker complains about it. Best regards, Krzysztof