Received: by 2002:a05:6a11:4021:0:0:0:0 with SMTP id ky33csp2207217pxb; Fri, 17 Sep 2021 04:55:20 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxjg8uaLnNPNlfYEY+A4LurFHCagZyjkxUQYwubQMt5HpdpDheYn1ROs2WoMotoEwIoyfKP X-Received: by 2002:a92:c548:: with SMTP id a8mr52003ilj.295.1631879720018; Fri, 17 Sep 2021 04:55:20 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1631879720; cv=none; d=google.com; s=arc-20160816; b=mk3lft0nLAFvpHb7qvRnJxhsLseXE1zyXv4CAzV47oQwkw5ft9cu35rvaER5iF+Dxm baIR+UGoKzKGTkYxqZ3CeWUkpkKG7y7yMpDdLwyZVC1SgbSiI1MT9uvFt7vr4jOj8uqR ki+C5PLaNAuDnwqb0hezq8sb8NUD5ozy8bFxidzZQwTo+CmVrS0sgMvS+4FuiSP0Xyeh zw9/A9kQ6gjK0iw8PNgQTrJHpBWbjsM9fzzWyPYTCYAlEU8RHOOlYs98cmCGJxAXK9Jx imDr3JtB7ZnLm5Bt2Wbwqfqxmeb8e8ISdVVt0YdFGzl2F/WjgByoU+X0sJZ33CAGMLiT VKtQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:references:in-reply-to:message-id:date:subject :cc:to:from; bh=Fe5tgeUDqhf5QY5Fe6+4fjTZxH6qzGdn3Y84+Z7/a34=; b=RcwFOshqcy3IsgbB/N4+FNtQlNudwBG7XxP6RKZ67zyVsbkKHyVeYRVZBtKNjw+IZZ NL29OnMbwN1ULORhVrPVz/MXWt0LzRjdyZnApvCMyNePag3XwFS5YJMPx7jL6hK6Klbp SahaELpIl6+62sIPk6pZp3iX8jWXYfZBTDBc0Cev6UmKCNH7EvLqICzvmyloWEyPQnhl rHghGXn98MrZPwf27+4B2O37k6qN0ma5Sm63OHoBJSrbMq70FykHnuA4jbC/7jxfNsQE QCjlfySYd8rDAUS9760fek+I3bxnZx+5MWHp56bBqLfva26Bq+K3bIUNkicqT1FJXhQo 5LKQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id o12si5366977iow.40.2021.09.17.04.55.07; Fri, 17 Sep 2021 04:55:20 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S242922AbhIQCzx (ORCPT + 99 others); Thu, 16 Sep 2021 22:55:53 -0400 Received: from inva020.nxp.com ([92.121.34.13]:47684 "EHLO inva020.nxp.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S241790AbhIQCzu (ORCPT ); Thu, 16 Sep 2021 22:55:50 -0400 Received: from inva020.nxp.com (localhost [127.0.0.1]) by inva020.eu-rdc02.nxp.com (Postfix) with ESMTP id 53C0E1A1293; Fri, 17 Sep 2021 04:54:28 +0200 (CEST) Received: from aprdc01srsp001v.ap-rdc01.nxp.com (aprdc01srsp001v.ap-rdc01.nxp.com [165.114.16.16]) by inva020.eu-rdc02.nxp.com (Postfix) with ESMTP id 006E51A125F; Fri, 17 Sep 2021 04:54:28 +0200 (CEST) Received: from localhost.localdomain (shlinux2.ap.freescale.net [10.192.224.44]) by aprdc01srsp001v.ap-rdc01.nxp.com (Postfix) with ESMTP id 635AA183AC94; Fri, 17 Sep 2021 10:54:26 +0800 (+08) From: Richard Zhu To: l.stach@pengutronix.de, kishon@ti.com, vkoul@kernel.org, robh@kernel.org, galak@kernel.crashing.org, shawnguo@kernel.org Cc: linux-phy@lists.infradead.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, kernel@pengutronix.de, linux-imx@nxp.com, Richard Zhu Subject: [PATCH 2/4] dt-bindings: phy: add imx8 pcie phy driver support Date: Fri, 17 Sep 2021 10:31:01 +0800 Message-Id: <1631845863-24249-3-git-send-email-hongxing.zhu@nxp.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1631845863-24249-1-git-send-email-hongxing.zhu@nxp.com> References: <1631845863-24249-1-git-send-email-hongxing.zhu@nxp.com> X-Virus-Scanned: ClamAV using ClamSMTP Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add dt-binding for the standalone i.MX8 PCIe PHY driver. Signed-off-by: Richard Zhu --- .../bindings/phy/fsl,imx8-pcie-phy.yaml | 66 +++++++++++++++++++ 1 file changed, 66 insertions(+) create mode 100644 Documentation/devicetree/bindings/phy/fsl,imx8-pcie-phy.yaml diff --git a/Documentation/devicetree/bindings/phy/fsl,imx8-pcie-phy.yaml b/Documentation/devicetree/bindings/phy/fsl,imx8-pcie-phy.yaml new file mode 100644 index 000000000000..2a81a17f1779 --- /dev/null +++ b/Documentation/devicetree/bindings/phy/fsl,imx8-pcie-phy.yaml @@ -0,0 +1,66 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/phy/fsl,imx8-pcie-phy.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Freescale i.MX8 SoC series PCIe PHY Device Tree Bindings + +maintainers: + - Richard Zhu + +properties: + "#phy-cells": + const: 0 + + compatible: + enum: + - fsl,imx8mm-pcie-phy + + reg: + maxItems: 1 + + clocks: + items: + - description: PHY module clock + + clock-names: + items: + - const: phy + + fsl,refclk-pad-mode: + description: + Specifies the mode of the refclk pad used. It can be NO_USED(PHY + refclock is derived from SoC internal source), INPUT(PHY refclock + is provided externally via the refclk pad) or OUTPUT(PHY refclock + is derived from SoC internal source and provided on the refclk pad). + Refer include/dt-bindings/phy/phy-imx8-pcie.h for the constants + to be used. + enum: [ 0, 1, 2 ] + +required: + - "#phy-cells" + - compatible + - reg + - clocks + - clock-names + - fsl,refclk-pad-mode + +additionalProperties: false + +examples: + - | + #include + + pcie_phy: pcie-phy@32f00000 { + compatible = "fsl,imx8mm-pcie-phy"; + reg = <0x32f00000 0x10000>; + clocks = <&clk IMX8MM_CLK_PCIE1_PHY>; + clock-names = "phy"; + assigned-clocks = <&clk IMX8MM_CLK_PCIE1_PHY>; + assigned-clock-rates = <100000000>; + assigned-clock-parents = <&clk IMX8MM_SYS_PLL2_100M>; + fsl,refclk-pad-mode = <1>; + #phy-cells = <0>; + }; +... -- 2.25.1