Received: by 2002:a05:6a11:4021:0:0:0:0 with SMTP id ky33csp2292422pxb; Fri, 17 Sep 2021 06:40:51 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzsyDVJOVTZSKudMKMRs+FdEx3VUj2MPsxKldivYPlnMsbqNgKdsPDQQLoI3+lFM530/jL5 X-Received: by 2002:a17:907:2633:: with SMTP id aq19mr12432756ejc.534.1631886051003; Fri, 17 Sep 2021 06:40:51 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1631886050; cv=none; d=google.com; s=arc-20160816; b=SYbPWJ5I/FJ6F7kelIzo3LZDRzo2o3Apt0uMBeOAd/kCKkaMRJ3SvG7tZukYUIeqZb 32ErWq3cda/5GnsGKRkvytHUUlET95YhgZY2PcgFUG52khslc99DgigATCQJhFJ/AlJr lRD3fZMreKnTme4kb3oOZQpHSmcUijlymRzCOGneR3kzSy8gzSiKhoPuq+CR/Gs8nT4J uQVe7+fXWEI1T0H92pusHcazjFJKc6URgl9dBuPBEAHvofEW9+xoUpRzlSE0prjixhuy YCZcNeTRJab24s78AEB6dxMJMH0yjMNO9Ojs6MloauV2ruFYTuhl5vFP/ZvwBvn/Rx09 HE2g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:references:in-reply-to:message-id:date:subject :cc:to:from; bh=TBZU2Cx+4bcx+DlfeBkXCNwgZbv7X5WXC6xescRPLqM=; b=mHcZAfFbTjBUIWmuaxpGReZ94mfxHDqeuRVVldR8XQ1tclB1g/OzItjqp282V/o8wA zQpkYzdR+XG06+cxTlwS3jV8CoUzC99w8eqKIT60KfFLyongSbX5RXCzRw7ocwZvThPs OLkT6WD22XB4HstsVBwAZKyP9I5frPDNmxRzMsBGAbW4dtwC5hMTkq+AkXWY4RcMd6Nx kMnGNzAsSW8ZsSPH2miO9NcyQGUfvxTTpyBmNxSooZA5qh8bRopd/we6u+OUHn2xXQVC z25j+G1BJBpwFWBC2nKa36KwGBaD0mFXv3WDLUulB+RTyC7f+OhLEAk/71ekKEQGyPfr ZcdA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id e23si6752702edj.198.2021.09.17.06.40.24; Fri, 17 Sep 2021 06:40:50 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1343953AbhIQJwl (ORCPT + 99 others); Fri, 17 Sep 2021 05:52:41 -0400 Received: from alexa-out.qualcomm.com ([129.46.98.28]:10893 "EHLO alexa-out.qualcomm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1343535AbhIQJuj (ORCPT ); Fri, 17 Sep 2021 05:50:39 -0400 Received: from ironmsg-lv-alpha.qualcomm.com ([10.47.202.13]) by alexa-out.qualcomm.com with ESMTP; 17 Sep 2021 02:49:17 -0700 X-QCInternal: smtphost Received: from ironmsg01-blr.qualcomm.com ([10.86.208.130]) by ironmsg-lv-alpha.qualcomm.com with ESMTP/TLS/AES256-SHA; 17 Sep 2021 02:49:15 -0700 X-QCInternal: smtphost Received: from rajpat-linux.qualcomm.com ([10.206.21.0]) by ironmsg01-blr.qualcomm.com with ESMTP; 17 Sep 2021 15:19:15 +0530 Received: by rajpat-linux.qualcomm.com (Postfix, from userid 2344945) id DDE9721463; Fri, 17 Sep 2021 15:19:13 +0530 (IST) From: Rajesh Patil To: Andy Gross , Bjorn Andersson , Rob Herring Cc: linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, rnayak@codeaurora.org, saiprakash.ranjan@codeaurora.org, msavaliy@qti.qualcomm.com, skakit@codeaurora.org, sboyd@kernel.org, mka@chromium.org, dianders@chromium.org, Rajesh Patil Subject: [PATCH V8 8/8] arm64: dts: sc7280: Add aliases for I2C and SPI Date: Fri, 17 Sep 2021 15:18:07 +0530 Message-Id: <1631872087-24416-9-git-send-email-rajpat@codeaurora.org> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1631872087-24416-1-git-send-email-rajpat@codeaurora.org> References: <1631872087-24416-1-git-send-email-rajpat@codeaurora.org> Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add aliases for i2c and spi for sc7280 soc. Signed-off-by: Rajesh Patil Reviewed-by: Stephen Boyd --- Changes in V8: - No changes Changes in V7: - As per Stephen's comments, Sorted alias names for i2c and spi as per alphabet order Changes in V6: - As per Doug's comments, added aliases for i2c and spi arch/arm64/boot/dts/qcom/sc7280.dtsi | 32 ++++++++++++++++++++++++++++++++ 1 file changed, 32 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/sc7280.dtsi b/arch/arm64/boot/dts/qcom/sc7280.dtsi index d98da8e..0e1c532 100644 --- a/arch/arm64/boot/dts/qcom/sc7280.dtsi +++ b/arch/arm64/boot/dts/qcom/sc7280.dtsi @@ -26,8 +26,40 @@ chosen { }; aliases { + i2c0 = &i2c0; + i2c1 = &i2c1; + i2c2 = &i2c2; + i2c3 = &i2c3; + i2c4 = &i2c4; + i2c5 = &i2c5; + i2c6 = &i2c6; + i2c7 = &i2c7; + i2c8 = &i2c8; + i2c9 = &i2c9; + i2c10 = &i2c10; + i2c11 = &i2c11; + i2c12 = &i2c12; + i2c13 = &i2c13; + i2c14 = &i2c14; + i2c15 = &i2c15; mmc1 = &sdhc_1; mmc2 = &sdhc_2; + spi0 = &spi0; + spi1 = &spi1; + spi2 = &spi2; + spi3 = &spi3; + spi4 = &spi4; + spi5 = &spi5; + spi6 = &spi6; + spi7 = &spi7; + spi8 = &spi8; + spi9 = &spi9; + spi10 = &spi10; + spi11 = &spi11; + spi12 = &spi12; + spi13 = &spi13; + spi14 = &spi14; + spi15 = &spi15; }; clocks { -- QUALCOMM INDIA, on behalf of Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum, hosted by The Linux Foundation