Received: by 2002:a05:6a11:4021:0:0:0:0 with SMTP id ky33csp2570382pxb; Tue, 21 Sep 2021 02:51:55 -0700 (PDT) X-Google-Smtp-Source: ABdhPJz93lHBWYAxK80aMvAmR74kWu3TTYpWWzZHKdl+o00gm6F2DFJnXBVk9XBA4NQ7a3UnhWoE X-Received: by 2002:a05:6402:34c:: with SMTP id r12mr34674865edw.390.1632217914977; Tue, 21 Sep 2021 02:51:54 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1632217914; cv=none; d=google.com; s=arc-20160816; b=uoU96grVoY3hMYl6xvO3x5ugLCR666KGE8Nr8s4I67LKSs7ScjELFMqQaMK+aalafM cAa7+BA/NWUo66BL3eg4oaKS1xfheYvLF75gOLXiDv9VbmGBBYiMupnm73qIuUmkRW0V TIRnTuxyG0delw0bhyHdu4UvxsIWwsmr4FWUJe+UZo1FDbA5PYLmmJWdn45b+n1BEjcB jHbSG/NzhKYGuMlgCuOoeJV93xnfoA7vZTwzSpn6qvzV/EuKvxEFfzsJjyKVOQRACt97 suoc7eRC4ycdvBSzWvIub5CKdH/sFXxdpS79fzy7p2bNff3pyHEF/DFH8//OXElwsOwF ZFNQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:content-language :in-reply-to:mime-version:user-agent:date:message-id:from:references :cc:to:subject:dkim-signature; bh=5rKGjzk2iJHCad2Wjp3hC0ji4eFCvwrD/+tacFrzJ8k=; b=aC81otSlrtSia5wRYlr/GbCtiMKyeLhpMu0sjGlGHyDzClAcoGz/ZwR5O94gkg504y Q31195ElG3WBdT/rSHogIOjQvYX9WUu3yBQF4DgfxJwdrL2LrQUXmxEofAjHSHrB/g/Y FaafpsLq/HlhvYc5TRcA84B17R4MMxecdRGjNVUqFN5dwmLYpu9QJgasqSS3JAeF69+1 AwPkTfYAxxU5dijIX0ZB1dsdXLQqkso8QH/rfK03wHECiuJbeYa8B6+zKf2Dws+P2LlE sfoQfM3ZtufdqOdEZczbP78weTwyCX0XNZbBp1qlzJUP15CHWllg/ou9/uMyxUqZv8fF 8HfA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@canonical.com header.s=20210705 header.b=D6U1YzPU; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=canonical.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id w12si20189191edj.252.2021.09.21.02.51.28; Tue, 21 Sep 2021 02:51:54 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@canonical.com header.s=20210705 header.b=D6U1YzPU; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=canonical.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231478AbhIUJtD (ORCPT + 99 others); Tue, 21 Sep 2021 05:49:03 -0400 Received: from smtp-relay-internal-1.canonical.com ([185.125.188.123]:37394 "EHLO smtp-relay-internal-1.canonical.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231467AbhIUJtD (ORCPT ); Tue, 21 Sep 2021 05:49:03 -0400 Received: from mail-wr1-f69.google.com (mail-wr1-f69.google.com [209.85.221.69]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) by smtp-relay-internal-1.canonical.com (Postfix) with ESMTPS id C1DFB4018F for ; Tue, 21 Sep 2021 09:47:28 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=canonical.com; s=20210705; t=1632217648; bh=5rKGjzk2iJHCad2Wjp3hC0ji4eFCvwrD/+tacFrzJ8k=; h=Subject:To:Cc:References:From:Message-ID:Date:MIME-Version: In-Reply-To:Content-Type; b=D6U1YzPUJyvRktvx0qc5DgBi07cE5qP9+aEK02BLNbsj/0zpyFZnBh5ZJoARcSJ2B 3n78XmxCTW64IE97aDR+EJfo0zsTmAssFOS2t3IS+fHW4vb25tjSZnPgE7kdftEzWA +c+QUKP1SoHOanft1vPyt/6cat85p0oa40goOQUYYHHww/Hn64qGPu8LWtLFag6OXb dnzvYKUIJT2NfzPzqyoDjbvQ5/w7JLak2qFnYoA8QNae+/mI2EHyDfDi/fB1iao4aW dePIiD90EOouZCesC16nBXP6o8CYH8HFRu+D1zExlzNzfTLrcjl3y42lfkpqg5RQ9p tGRHbYsoZcXqg== Received: by mail-wr1-f69.google.com with SMTP id k2-20020adfc702000000b0016006b2da9bso3287033wrg.1 for ; Tue, 21 Sep 2021 02:47:28 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:subject:to:cc:references:from:message-id:date :user-agent:mime-version:in-reply-to:content-language :content-transfer-encoding; bh=5rKGjzk2iJHCad2Wjp3hC0ji4eFCvwrD/+tacFrzJ8k=; b=6YHAB6bEjdY5GFtUFuISh4/4kEL7/a9bH2Y3SNU6wSKSe8uMJ6Snu676eZuWthgK4h laEaiPyFG35YZyKqonslgndxu2oAZW/mQ8ILJI9IN+wzbSukz9MdxWJgkGFvDCUuVsAI YjyWd7rKpKjvIZKQLQt6MbIUP5L5kzp4+p2A64oCAvAykXSSD+4igKnZLEldKSFEIXiq kI6kvgFexwLTAr/CrVh/xJa0HaG4Ac7pgcPGlljQtjy5ll7NV7r62VL7EktiDuyhMN4B /7Ktkf+UA7s/MaTBq3lF9Pip2T+nvJY3g+MqQMuvbM6N+VnAzK6vVYDE3J4zcAx87YEu UNMA== X-Gm-Message-State: AOAM530jwSHHHjyBrsAA44yzOZFqO2Oyi6zfCf6RDO+6XS0XbeXXloOL Q6JHy7JbvOq5UR16jc2alkTZ2j6H8S9V3cCI+yGThU3EKL92qoc5REkaDVQN11xuF8bMHWb6CVj MIb6dLEoQ6+3+lyTK6JIBgV0ooSLpaZYo44o/Rzqh3Q== X-Received: by 2002:a05:6000:1446:: with SMTP id v6mr22861374wrx.427.1632217648423; Tue, 21 Sep 2021 02:47:28 -0700 (PDT) X-Received: by 2002:a05:6000:1446:: with SMTP id v6mr22861355wrx.427.1632217648229; Tue, 21 Sep 2021 02:47:28 -0700 (PDT) Received: from [192.168.0.134] (lk.84.20.244.219.dc.cable.static.lj-kabel.net. [84.20.244.219]) by smtp.gmail.com with ESMTPSA id s14sm18498932wrp.84.2021.09.21.02.47.25 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Tue, 21 Sep 2021 02:47:26 -0700 (PDT) Subject: Re: [PATCH V1 3/3] dt-bindings: tegra: clock,memory,thermal: add header Copyright To: Bitan Biswas , Rob Herring , Thierry Reding , Jonathan Hunter , Steven Rostedt , Ingo Molnar , Jassi Brar , Philipp Zabel Cc: Sowjanya Komatineni , Mark Brown , Linus Walleij , linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-tegra@vger.kernel.org References: <20210921094206.2632-1-bbiswas@nvidia.com> <20210921094206.2632-4-bbiswas@nvidia.com> From: Krzysztof Kozlowski Message-ID: Date: Tue, 21 Sep 2021 11:47:24 +0200 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:78.0) Gecko/20100101 Thunderbird/78.13.0 MIME-Version: 1.0 In-Reply-To: <20210921094206.2632-4-bbiswas@nvidia.com> Content-Type: text/plain; charset=utf-8 Content-Language: en-US Content-Transfer-Encoding: 7bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 21/09/2021 11:42, Bitan Biswas wrote: > Add Copyright for below Tegra dt-bindings headers: > 1. clock > 2. gpio > 3. mailbox > 4. memory > 5. thermal > 6. reset > 7. pinctrl Why? Please explain. These are trivial constants, so I doubt there is here any copyright value. > > Signed-off-by: Bitan Biswas > --- > include/dt-bindings/clock/tegra114-car.h | 4 ++++ > include/dt-bindings/clock/tegra124-car-common.h | 4 ++++ > include/dt-bindings/clock/tegra124-car.h | 4 ++++ > include/dt-bindings/clock/tegra186-clock.h | 6 ++++++ > include/dt-bindings/clock/tegra20-car.h | 4 ++++ > include/dt-bindings/clock/tegra210-car.h | 4 ++++ > include/dt-bindings/clock/tegra30-car.h | 4 ++++ > include/dt-bindings/gpio/tegra-gpio.h | 4 ++++ > include/dt-bindings/gpio/tegra186-gpio.h | 4 ++++ > include/dt-bindings/mailbox/tegra186-hsp.h | 4 ++++ > include/dt-bindings/memory/tegra114-mc.h | 6 ++++++ > include/dt-bindings/memory/tegra124-mc.h | 6 ++++++ > include/dt-bindings/memory/tegra186-mc.h | 6 ++++++ > include/dt-bindings/memory/tegra194-mc.h | 6 ++++++ > include/dt-bindings/memory/tegra210-mc.h | 6 ++++++ > include/dt-bindings/memory/tegra30-mc.h | 6 ++++++ > include/dt-bindings/pinctrl/pinctrl-tegra-xusb.h | 6 ++++++ > include/dt-bindings/reset/tegra124-car.h | 4 ++++ > include/dt-bindings/reset/tegra210-car.h | 4 ++++ > include/dt-bindings/thermal/tegra124-soctherm.h | 4 ++++ > include/dt-bindings/thermal/tegra186-bpmp-thermal.h | 4 ++++ > include/dt-bindings/thermal/tegra194-bpmp-thermal.h | 4 ++++ > 22 files changed, 104 insertions(+) > (...) > @@ -1,5 +1,9 @@ > /* SPDX-License-Identifier: GPL-2.0 */ > /* > + * Copyright (c) 2016-2021, NVIDIA CORPORATION & AFFILIATES. All rights reserved. > + * > + * Author: Joseph Lo > + * > * This header provides constants for binding nvidia,tegra186-hsp. > */ > > diff --git a/include/dt-bindings/memory/tegra114-mc.h b/include/dt-bindings/memory/tegra114-mc.h > index dfe99c8a5ba5..1a2d16853847 100644 > --- a/include/dt-bindings/memory/tegra114-mc.h > +++ b/include/dt-bindings/memory/tegra114-mc.h > @@ -1,4 +1,10 @@ > /* SPDX-License-Identifier: GPL-2.0 */ > +/* > + * Copyright (c) 2014-2021, NVIDIA CORPORATION & AFFILIATES. All rights reserved. > + * > + * Author: Thierry Reding > + * > + */ > #ifndef DT_BINDINGS_MEMORY_TEGRA114_MC_H > #define DT_BINDINGS_MEMORY_TEGRA114_MC_H > > diff --git a/include/dt-bindings/memory/tegra124-mc.h b/include/dt-bindings/memory/tegra124-mc.h > index 7e73bb400eca..8a7abf2325b6 100644 > --- a/include/dt-bindings/memory/tegra124-mc.h > +++ b/include/dt-bindings/memory/tegra124-mc.h > @@ -1,4 +1,10 @@ > /* SPDX-License-Identifier: GPL-2.0 */ > +/* > + * Copyright (c) 2014-2021, NVIDIA CORPORATION & AFFILIATES. All rights reserved. > + * > + * Author: Thierry Reding > + * > + */ > #ifndef DT_BINDINGS_MEMORY_TEGRA124_MC_H > #define DT_BINDINGS_MEMORY_TEGRA124_MC_H > > diff --git a/include/dt-bindings/memory/tegra186-mc.h b/include/dt-bindings/memory/tegra186-mc.h > index be313d3790ae..283ea29bf426 100644 > --- a/include/dt-bindings/memory/tegra186-mc.h > +++ b/include/dt-bindings/memory/tegra186-mc.h > @@ -1,4 +1,10 @@ > /* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */ > +/* > + * Copyright (c) 2017-2021, NVIDIA CORPORATION & AFFILIATES. All rights reserved. > + * > + * Author: Thierry Reding > + * > + */ > #ifndef DT_BINDINGS_MEMORY_TEGRA186_MC_H > #define DT_BINDINGS_MEMORY_TEGRA186_MC_H > > diff --git a/include/dt-bindings/memory/tegra194-mc.h b/include/dt-bindings/memory/tegra194-mc.h > index 16bb62bf8166..30182fd94f0f 100644 > --- a/include/dt-bindings/memory/tegra194-mc.h > +++ b/include/dt-bindings/memory/tegra194-mc.h > @@ -1,4 +1,10 @@ > /* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */ > +/* > + * Copyright (c) 2020-2021, NVIDIA CORPORATION & AFFILIATES. All rights reserved. > + * > + * Author: Thierry Reding > + * > + */ > #ifndef DT_BINDINGS_MEMORY_TEGRA194_MC_H > #define DT_BINDINGS_MEMORY_TEGRA194_MC_H > > diff --git a/include/dt-bindings/memory/tegra210-mc.h b/include/dt-bindings/memory/tegra210-mc.h > index 5e082547f179..c4e3ba88f77b 100644 > --- a/include/dt-bindings/memory/tegra210-mc.h > +++ b/include/dt-bindings/memory/tegra210-mc.h > @@ -1,4 +1,10 @@ > /* SPDX-License-Identifier: GPL-2.0 */ > +/* > + * Copyright (c) 2015-2021, NVIDIA CORPORATION & AFFILIATES. All rights reserved. > + * > + * Author: Thierry Reding > + * > + */ > #ifndef DT_BINDINGS_MEMORY_TEGRA210_MC_H > #define DT_BINDINGS_MEMORY_TEGRA210_MC_H > > diff --git a/include/dt-bindings/memory/tegra30-mc.h b/include/dt-bindings/memory/tegra30-mc.h > index 930f708aca17..4972cf7e3cf2 100644 > --- a/include/dt-bindings/memory/tegra30-mc.h > +++ b/include/dt-bindings/memory/tegra30-mc.h > @@ -1,4 +1,10 @@ > /* SPDX-License-Identifier: GPL-2.0 */ > +/* > + * Copyright (c) 2014-2021, NVIDIA CORPORATION & AFFILIATES. All rights reserved. > + * > + * Author: Thierry Reding > + * I am sorry, but that's not entirely how it works. You cannot add only selected (stripped) copyrights backwards. If adding, please include all copyright holders. Best regards, Krzysztof