Received: by 2002:a05:6520:4d:b0:139:a872:a4c9 with SMTP id i13csp3481325lkm; Tue, 21 Sep 2021 17:12:44 -0700 (PDT) X-Google-Smtp-Source: ABdhPJy7EJ+fqPSZzalH8O5hQAGrLWXlxjEX3ZIH+DrF+ze8xp5ziXgOpiuh0j1ED1LOQyeYWref X-Received: by 2002:a17:906:ece1:: with SMTP id qt1mr37703094ejb.281.1632269564331; Tue, 21 Sep 2021 17:12:44 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1632269564; cv=none; d=google.com; s=arc-20160816; b=zrxCEEjVrbjayJOdMtRExok6PdXNhalHmW47OvNfQ+CA9n+TSm8nrScZp2i57SCx1q 1+a87uEm83HtM4+ok7uWVm8nq7WiLRHf6qNiX1iRmNwEj2DAnF6j9uXf8EGM2J3cRsRP qgA0epp4g8bcF1mqE1O6N4peDjH8KyI22ONN/d0Hrxo0ejSxraYFZDw5H5AN0Yc5Tzy7 ueknb4imBpy6B0R+RmYTRuUkvrAA1glHYUC21uIX5gh+7KQJz9zvG5Gmegqpy8wlunwG +kE2xeFjSVdOcN2hg8jRTJxeZjOmdc5zek/qneCZ7aLi2VwXvjhZYUD9u6FCo2MA04KN VFxQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:in-reply-to:content-disposition:mime-version :references:message-id:subject:cc:to:from:date:dkim-signature; bh=x94ioewznGOI6gQ5YIl2Sid87jK2fFCaelf+CMRDOF4=; b=juPix1JWocjyp45mGS5uLWmRoUo6Drmyi9LH1KFV6nZFNGd8EzI1sxX0zUHph/orsl KGJaRD5Ns5uytV2/xViMv1XPq0pRFyQSjd/CeCRYXOBz1wiNCjSRiPyi2Z7nkoAyzEB2 4dGGvoJ6df7ysaMengvMinEX+pK3zStzC4QaRUVPSLg+Ez6w58UtpusktNLNJFJb4LCf 84xRRfc6IIy020lN9eqJ1SDVQvNjzWu+0G76r4Y0eRmbXE0CDmKhZJfQgqiom32RRdAt inDFCq4F6QSiWVNBoWhv+S7CxfPNXas3p9THNQwmtFtDMRgQVLMXWf/kDhO0K1uL9uy6 fRIA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=LQDy2v9Q; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id nd30si609170ejc.717.2021.09.21.17.11.35; Tue, 21 Sep 2021 17:12:44 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=LQDy2v9Q; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S235383AbhIUWQj (ORCPT + 99 others); Tue, 21 Sep 2021 18:16:39 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:60206 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S233983AbhIUWQi (ORCPT ); Tue, 21 Sep 2021 18:16:38 -0400 Received: from mail-ot1-x32a.google.com (mail-ot1-x32a.google.com [IPv6:2607:f8b0:4864:20::32a]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id E4394C061575 for ; Tue, 21 Sep 2021 15:15:09 -0700 (PDT) Received: by mail-ot1-x32a.google.com with SMTP id 97-20020a9d006a000000b00545420bff9eso596622ota.8 for ; Tue, 21 Sep 2021 15:15:09 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=date:from:to:cc:subject:message-id:references:mime-version :content-disposition:in-reply-to; bh=x94ioewznGOI6gQ5YIl2Sid87jK2fFCaelf+CMRDOF4=; b=LQDy2v9QFGuKgGFzbnu14WqsNjNrgXyv9aqQStW0dN1rlBn6zqLA6wafLgrCdwonci Vv9TZHEZOvDXcy27gpXabClErpN0tyQ9KTf+mfDBrm4qc05iSzbicIGjknVKq7kDPbf+ K0LuccmlXYwpWPBJSTadxC4N7OcU8WPOPPhlKX7VkefaaquWGLLPR/20fU4t+XFyB/Zt cgkBQjI1x/rD0hopFATYcJLi/vRmU6Pw4jfIqOFeM+p8TGv9OAONpbKu+JBQvnl94sZW eWXDawIUl0PMQc7D7YRB/qhPCLrH7QIX/LOj2m2jzrxx2RQlu2XODeHlPZLHgp3PuMfd e1kA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:date:from:to:cc:subject:message-id:references :mime-version:content-disposition:in-reply-to; bh=x94ioewznGOI6gQ5YIl2Sid87jK2fFCaelf+CMRDOF4=; b=apwNd18Ap7Eh9Dk0vYs/GfB+9kXh0sFHJFXKqkXa6I4h7AzesZ4nEi0U3K2NlYqHWC 0eU3B5zyh+p6LtveayzCI2ZHC0U7dR5grXDXPg7jn9zBHvRJXO1CMgSnn3dWX4axi6Us SgX/yrPyZ+VWKZ8DlNCJKB8UXoFiuAt0Pz72LrIL08SSfzSuOd8JW7PxNCOkyq0oww5w pxweqH6nfRfPO6hP/MOdlr69Z/jNHDo64CQCRP3b/AfEuYWNCQ3c2G19gHJTvNK5UcMN duP6gEgglbXjOGyDu2oT6peBorHj89XxpYHz66m4EZsIQMNIfx43Ru2SjZ2VXA2Y1DGq j8pw== X-Gm-Message-State: AOAM532oqr1Pm3PjTCMi9IHgcLMpZza/PGvMPFv9vc1UB4wdnxEM9rk+ GgaiGzeJlsiuZ2mxC0auAnmAEw== X-Received: by 2002:a9d:4702:: with SMTP id a2mr13819459otf.271.1632262507823; Tue, 21 Sep 2021 15:15:07 -0700 (PDT) Received: from builder.lan (104-57-184-186.lightspeed.austtx.sbcglobal.net. [104.57.184.186]) by smtp.gmail.com with ESMTPSA id d10sm90595ooj.24.2021.09.21.15.15.07 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 21 Sep 2021 15:15:07 -0700 (PDT) Date: Tue, 21 Sep 2021 17:15:05 -0500 From: Bjorn Andersson To: Dikshita Agarwal Cc: andy.gross@linaro.org, david.brown@linaro.org, robh+dt@kernel.org, mark.rutland@arm.com, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org, vgarodia@codeaurora.org, stanimir.varbanov@linaro.org, Mansur Alisha Shaik Subject: Re: [RESEND PATCH v6] arm64: dts: qcom: sc7280: Add venus DT node Message-ID: References: <1632199829-25686-1-git-send-email-dikshita@codeaurora.org> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <1632199829-25686-1-git-send-email-dikshita@codeaurora.org> Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Mon 20 Sep 23:50 CDT 2021, Dikshita Agarwal wrote: > Add DT entries for the sc7280 venus encoder/decoder. > > this patch depends on [1]. > > [1] https://patchwork.kernel.org/project/linux-arm-msm/list/?series=529463 The stuff you write here will be forever imprinted in the git history and it's already unnecessary, given that the patch you reference here is available in linux-next. Things you want to mention, but shouldn't go into the git history, put those below the '---' line. > > Co-developed-by: Mansur Alisha Shaik > Signed-off-by: Dikshita Agarwal > Signed-off-by: Mansur Alisha Shaik > --- > arch/arm64/boot/dts/qcom/sc7280.dtsi | 75 ++++++++++++++++++++++++++++++++++++ > 1 file changed, 75 insertions(+) > > diff --git a/arch/arm64/boot/dts/qcom/sc7280.dtsi b/arch/arm64/boot/dts/qcom/sc7280.dtsi > index a8c274a..f171ababc 100644 > --- a/arch/arm64/boot/dts/qcom/sc7280.dtsi > +++ b/arch/arm64/boot/dts/qcom/sc7280.dtsi > @@ -63,6 +63,11 @@ > no-map; > reg = <0x0 0x80b00000 0x0 0x100000>; > }; > + > + video_mem: memory@8b200000 { > + reg = <0x0 0x8b200000 0x0 0x500000>; > + no-map; > + }; > }; > > cpus { > @@ -1063,6 +1068,76 @@ > qcom,bcm-voters = <&apps_bcm_voter>; > }; > > + venus: video-codec@aa00000 { > + compatible = "qcom,sc7280-venus"; I do however now see this compatible defined in a binding in linux-next, so you definitely should have listed that patch as a dependency - and preferably held off sending me 6 versions (plus resend) of a patch that I can't merge. Please ping me once the binding is merged, so that I know when I can merge this patch. Thanks, Bjorn > + reg = <0 0x0aa00000 0 0xd0600>; > + interrupts = ; > + > + clocks = <&videocc VIDEO_CC_MVSC_CORE_CLK>, > + <&videocc VIDEO_CC_MVSC_CTL_AXI_CLK>, > + <&videocc VIDEO_CC_VENUS_AHB_CLK>, > + <&videocc VIDEO_CC_MVS0_CORE_CLK>, > + <&videocc VIDEO_CC_MVS0_AXI_CLK>; > + clock-names = "core", "bus", "iface", > + "vcodec_core", "vcodec_bus"; > + > + power-domains = <&videocc MVSC_GDSC>, > + <&videocc MVS0_GDSC>, > + <&rpmhpd SC7280_CX>; > + power-domain-names = "venus", "vcodec0", "cx"; > + operating-points-v2 = <&venus_opp_table>; > + > + interconnects = <&gem_noc MASTER_APPSS_PROC 0 &cnoc2 SLAVE_VENUS_CFG 0>, > + <&mmss_noc MASTER_VIDEO_P0 0 &mc_virt SLAVE_EBI1 0>; > + interconnect-names = "cpu-cfg", "video-mem"; > + > + iommus = <&apps_smmu 0x2180 0x20>, > + <&apps_smmu 0x2184 0x20>; > + memory-region = <&video_mem>; > + > + video-decoder { > + compatible = "venus-decoder"; > + }; > + > + video-encoder { > + compatible = "venus-encoder"; > + }; > + > + video-firmware { > + iommus = <&apps_smmu 0x21a2 0x0>; > + }; > + > + venus_opp_table: venus-opp-table { > + compatible = "operating-points-v2"; > + > + opp-133330000 { > + opp-hz = /bits/ 64 <133330000>; > + required-opps = <&rpmhpd_opp_low_svs>; > + }; > + > + opp-240000000 { > + opp-hz = /bits/ 64 <240000000>; > + required-opps = <&rpmhpd_opp_svs>; > + }; > + > + opp-335000000 { > + opp-hz = /bits/ 64 <335000000>; > + required-opps = <&rpmhpd_opp_svs_l1>; > + }; > + > + opp-424000000 { > + opp-hz = /bits/ 64 <424000000>; > + required-opps = <&rpmhpd_opp_nom>; > + }; > + > + opp-460000048 { > + opp-hz = /bits/ 64 <460000048>; > + required-opps = <&rpmhpd_opp_turbo>; > + }; > + }; > + > + }; > + > videocc: clock-controller@aaf0000 { > compatible = "qcom,sc7280-videocc"; > reg = <0 0xaaf0000 0 0x10000>; > -- > 2.7.4 >