Received: by 2002:a05:6a11:4021:0:0:0:0 with SMTP id ky33csp342162pxb; Wed, 22 Sep 2021 03:33:00 -0700 (PDT) X-Google-Smtp-Source: ABdhPJypYxU+AD5fwOb25GK1hfeTSFoLB9FW+SV6K2CfbCHeCZ65Jnnq9Sk8Isn9HsxiyNu2WqLH X-Received: by 2002:a05:6e02:1bc4:: with SMTP id x4mr19120731ilv.30.1632306779922; Wed, 22 Sep 2021 03:32:59 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1632306779; cv=none; d=google.com; s=arc-20160816; b=ji7bzLcYir9QbYEYlLJlpDKqKtImfHK/B8Cb5GA3C9MavX010CDVAVI5Df8+922ctI Yvl7a0z6zZSaCt/VCg/tfYfV34kCZs50mNZgPyhlVp49+wEqIqUaCrHwjxab6IFQ1nxc wdxVmbvU30PppFs8GcZ00SnwSRyxfbialjjZiBZ0Pv9ffruVPYDNayUxreJzf3ZxRdW7 vBS7S46s16NMOiakindIiUa4b52Yli++sKUFdoR2zA4y+REmYKtH6EFqwQH7F57cj/Lp OuRLy0nXQsUgN6ZauX9FTcU2gMcJ0OzvM8rsX/bU4+Z2ICFlCdOREFJ82tEPY4cwyIrC XAnQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from; bh=/XX74ZGJHZYWlaaA5ciWWaqGFQECp/temd2oT24C8b8=; b=dY4SzSq13wXz5TC951t/xdVmKMX6lkXmq8vnbpcow4nZ6nTXTzPagr/B8NjR4EOvmb hAtA80pb6BBQp83J3Tb+zAvDVACwWxxs+BqucoQlIIG+MmJvQNOgPkwzj/qIa5rqPaxm aouA+f3RH06VI7FWV6Q5hkok3gScLZWQ00uW4KLg2njl2Gt19+ALKKL2AKLQf/koXPxg 1e+ul6GK7+akJRj4+8b2SV0VG2srvo0m1VLxcLudF6Ub9jW4ClvW4PQvKbr6j2xebQTB mwBFbYonbtxCeuMg66YNxBmin8m5n5/fpqJK4oeNSCSnTWx4Eb7fRDKFFJF0K0r94cJd mynQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id n21si2070657ioh.16.2021.09.22.03.32.49; Wed, 22 Sep 2021 03:32:59 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234871AbhIVKdG (ORCPT + 99 others); Wed, 22 Sep 2021 06:33:06 -0400 Received: from twspam01.aspeedtech.com ([211.20.114.71]:60880 "EHLO twspam01.aspeedtech.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S234531AbhIVKdF (ORCPT ); Wed, 22 Sep 2021 06:33:05 -0400 Received: from mail.aspeedtech.com ([192.168.0.24]) by twspam01.aspeedtech.com with ESMTP id 18MAB7kO012564; Wed, 22 Sep 2021 18:11:07 +0800 (GMT-8) (envelope-from chin-ting_kuo@aspeedtech.com) Received: from localhost.localdomain (192.168.10.9) by TWMBX02.aspeed.com (192.168.0.24) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Wed, 22 Sep 2021 18:31:26 +0800 From: Chin-Ting Kuo To: , , , , , , , , , , , , CC: , Subject: [PATCH 02/10] sdhci: aspeed: Add SDR50 support Date: Wed, 22 Sep 2021 18:31:08 +0800 Message-ID: <20210922103116.30652-3-chin-ting_kuo@aspeedtech.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20210922103116.30652-1-chin-ting_kuo@aspeedtech.com> References: <20210922103116.30652-1-chin-ting_kuo@aspeedtech.com> MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [192.168.10.9] X-ClientProxiedBy: TWMBX02.aspeed.com (192.168.0.24) To TWMBX02.aspeed.com (192.168.0.24) X-DNSRBL: X-MAIL: twspam01.aspeedtech.com 18MAB7kO012564 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From the analog waveform analysis result, SD/SDIO controller of AST2600 cannot always work well with 200MHz. The upper bound stable frequency for SD/SDIO controller is 100MHz. Thus, SDR50 supported bit, instead of SDR104, in capability 2 register should be set in advance. Signed-off-by: Chin-Ting Kuo --- drivers/mmc/host/sdhci-of-aspeed.c | 8 ++++++++ 1 file changed, 8 insertions(+) diff --git a/drivers/mmc/host/sdhci-of-aspeed.c b/drivers/mmc/host/sdhci-of-aspeed.c index 6e4e132903a6..c6eaeb02e3f9 100644 --- a/drivers/mmc/host/sdhci-of-aspeed.c +++ b/drivers/mmc/host/sdhci-of-aspeed.c @@ -35,6 +35,8 @@ #define ASPEED_SDC_CAP1_1_8V (0 * 32 + 26) /* SDIO{14,24} */ #define ASPEED_SDC_CAP2_SDR104 (1 * 32 + 1) +/* SDIO{14,24} */ +#define ASPEED_SDC_CAP2_SDR50 (1 * 32 + 0) struct aspeed_sdc { struct clk *clk; @@ -410,11 +412,17 @@ static int aspeed_sdhci_probe(struct platform_device *pdev) sdhci_get_of_property(pdev); if (of_property_read_bool(np, "mmc-hs200-1_8v") || + of_property_read_bool(np, "sd-uhs-sdr50") || of_property_read_bool(np, "sd-uhs-sdr104")) { aspeed_sdc_set_slot_capability(host, dev->parent, ASPEED_SDC_CAP1_1_8V, true, slot); } + if (of_property_read_bool(np, "sd-uhs-sdr50")) { + aspeed_sdc_set_slot_capability(host, dev->parent, ASPEED_SDC_CAP2_SDR50, + true, slot); + } + if (of_property_read_bool(np, "sd-uhs-sdr104")) { aspeed_sdc_set_slot_capability(host, dev->parent, ASPEED_SDC_CAP2_SDR104, true, slot); -- 2.17.1