Received: by 2002:a05:6a11:4021:0:0:0:0 with SMTP id ky33csp357632pxb; Wed, 22 Sep 2021 03:57:46 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxOkYZ7S8sl19b6a4HicIyjf/o53Ous+u0hPI4bDXsHskJood0lyx7msdGEEAhEXZtvz3nO X-Received: by 2002:a05:6e02:1a67:: with SMTP id w7mr24019152ilv.215.1632308266622; Wed, 22 Sep 2021 03:57:46 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1632308266; cv=none; d=google.com; s=arc-20160816; b=gk6kVUksVjRAvs0+07ekLFgbwaPcDX1koHIUacxp0GUahVl5x5VcdwyqRoFxVyfcRt cE7eKy8hurhXN/JaR+nYJO8whte6Le5IGgOJTPpCSKTOi3w0Fiwvu6JxnpZAalTGNCU8 ZhbGVSZan5s7afC92lWho3E7G1I4DP8DSkSby/4u5/tejjS/WB4Lblf0rS9qYQCfWQGY eN5SvdHo8C1IjLJgYQfAw0y8DmnAgR2MkY3kBuKaXJUTlac99in+9VOOeUPbmQMH/wbV 8AXIrdDLL73EZ8eFDhsZY6bPEDUGJAHfYV3Kwzij5PiTdTp7Y/c7XDGeCqA5H2H05PjF agWg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=/jJtl6BDsTq+1tKyuZNeO9l5eOwoJZb/rOxgB48rNug=; b=HI71qLBbQ88zDEzry9to+BYRCCyvu//0yulvTtCMYM/rWdjFoT1txZiD+L2puQzkfc O7IsPOMwWFjIE6GTr7TbwWOh5MXzfy2RNJIDleVek3Ym6MyO/V1B5SblFZIa5luBNlXk pf3edPOQ2EiXiRmxSw5lE3aw7TFFJSLbblFSX7RMbXCyuBwxCl1VIOMlKvKrOQ/J2KZV 9A8zerzioy4cRA+6bEysRWGUWeWIwrpDB8ahqsxpZ0OfIWRJe2/z5k5vSlF1XLjfsCmx oV61aqI2iej+6Yov5SblU8UYf39VgAZAwUbaKcmLmMirv56kF6t/PcRQr1MJvx2bezXJ 42aQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=gUcCw7Gn; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id d27si2082797jaa.121.2021.09.22.03.57.34; Wed, 22 Sep 2021 03:57:46 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=gUcCw7Gn; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S235353AbhIVK6L (ORCPT + 99 others); Wed, 22 Sep 2021 06:58:11 -0400 Received: from mail.kernel.org ([198.145.29.99]:57098 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S235245AbhIVK6E (ORCPT ); Wed, 22 Sep 2021 06:58:04 -0400 Received: by mail.kernel.org (Postfix) with ESMTPSA id 9201C61050; Wed, 22 Sep 2021 10:56:34 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1632308194; bh=mDH2GCHWNM5isTwxDcPNqbsUHNnv4sybjDxlPu8Ps9A=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=gUcCw7GnDQXqjBVmvA5bwo8O3sjmSQuYLhWC18XUKsjl03ewV8SYH9AScUKMDCswa Uqmo+Y/qEP8irhdMO/etYcUrvpCnuwRaSjDmPUhuDcX4917lsk6kKP+pRi5GTX0qF4 i7yDhHZOVCHCh2g/aFirxhhm8ZcMAf+u4YDL4FFnG9HOHSoZbuGAPxsIbkBJrw+nU2 XxcMyMEAdPZJ3mL3J29zokY/cu1YC4c1VmN5DYW7dPUv7DNZBVVV9gp6uak3+5kNJF UhRwpXTfdK5wUJBSlNvQeOsOMJa6WO8znOIDGUIiZG2e7Fvid7MU+L9qE1UBD7Tsjq cMTWI/Xdd3+Dw== Received: by pali.im (Postfix) id 532D679F; Wed, 22 Sep 2021 12:56:34 +0200 (CEST) From: =?UTF-8?q?Pali=20Roh=C3=A1r?= To: Michael Turquette , Stephen Boyd , Rob Herring , Greg Kroah-Hartman Cc: Andrew Lunn , Gregory Clement , Sebastian Hesselbarth , Vladimir Vid , =?UTF-8?q?Marek=20Beh=C3=BAn?= , linux-clk@vger.kernel.org, linux-serial@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org Subject: [RESEND PATCH v5 3/6] dt-bindings: mvebu-uart: document DT bindings for marvell,armada-3700-uart-clock Date: Wed, 22 Sep 2021 12:54:30 +0200 Message-Id: <20210922105433.11744-4-pali@kernel.org> X-Mailer: git-send-email 2.20.1 In-Reply-To: <20210922105433.11744-1-pali@kernel.org> References: <20210922105433.11744-1-pali@kernel.org> MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This change adds DT bindings documentation for device nodes with compatible string "marvell,armada-3700-uart-clock". Signed-off-by: Pali Rohár --- .../bindings/clock/armada3700-uart-clock.yaml | 57 +++++++++++++++++++ 1 file changed, 57 insertions(+) create mode 100644 Documentation/devicetree/bindings/clock/armada3700-uart-clock.yaml diff --git a/Documentation/devicetree/bindings/clock/armada3700-uart-clock.yaml b/Documentation/devicetree/bindings/clock/armada3700-uart-clock.yaml new file mode 100644 index 000000000000..5bdb23e0ba3e --- /dev/null +++ b/Documentation/devicetree/bindings/clock/armada3700-uart-clock.yaml @@ -0,0 +1,57 @@ +# SPDX-License-Identifier: GPL-2.0 +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/clock/marvell,armada-3700-uart-clock# +$schema: http://devicetree.org/meta-schemas/core.yaml# +title: Marvell Armada 3720 UART clocks + +properties: + compatible: + const: marvell,armada-3700-uart-clock + + reg: + items: + - description: UART Clock Control Register + - description: UART 2 Baud Rate Divisor Register + + clocks: + description: | + List of parent clocks suitable for UART from following set: + "TBG-A-P", "TBG-B-P", "TBG-A-S", "TBG-B-S", "xtal" + UART clock can use one from this set and when more are provided + then kernel would choose and configure the most suitable one. + It is suggest to specify at least one TBG clock to achieve + baudrates above 230400 and also to specify clock which bootloader + used for UART (most probably xtal) for smooth boot log on UART. + + clock-names: + items: + - const: TBG-A-P + - const: TBG-B-P + - const: TBG-A-S + - const: TBG-B-S + - const: xtal + minItems: 1 + maxItems: 5 + + '#clock-cells': + const: 1 + +required: + - compatible + - reg + - clocks + - clock-names + - '#clock-cells' + +additionalProperties: false + +examples: + - | + uartclk: uartclk@12000 { + compatible = "marvell,armada-3700-uart-clock"; + reg = <0x12010 0x4>, <0x12210 0x4>; + clocks = <&tbg 0>, <&tbg 1>, <&tbg 2>, <&tbg 3>, <&xtalclk>; + clock-names = "TBG-A-P", "TBG-B-P", "TBG-A-S", "TBG-B-S", "xtal"; + #clock-cells = <1>; + }; -- 2.20.1