Received: by 2002:a05:6a11:4021:0:0:0:0 with SMTP id ky33csp514995pxb; Thu, 23 Sep 2021 05:18:45 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzs6Uyqi6YHiHzrVpTxaosZIOhZ3C/+ltQxBCV5MQ657KuOsM4E8TT/QJAvfgyWHR4bBoSQ X-Received: by 2002:a50:e006:: with SMTP id e6mr5018178edl.302.1632399524714; Thu, 23 Sep 2021 05:18:44 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1632399524; cv=none; d=google.com; s=arc-20160816; b=sXbRZL7FdH21hhbQv9NDRN9+jQqx/1v+Ob2YNsS5lAvZgldWufrUNbVHZLp7HZUfl0 GYA0g3SxVLTKyqA97WSadlQmK2l2ZSkq8PIHHNs13XfoeZYJkxJqlEkCWBZ5Um+PjMbH uOQQEYzKr/Uk3qyFmVYQ6GazWnq49+i5QRZ8r175rTAsz3futxDtkk4w4a1filnUMcg6 IhPYyfYvFGZIV0wgzJcJKrgxTblLsRE/xtnSxS8Fvvtf0Rd2ep+95sa+7cbghIq+ucLw 2vdhKLsAzlNeUOHMMgiWFca1fispxnSBmGomYblBo8ykgnjIek74xa3ff0d73eIpV50C STQA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:references:in-reply-to:message-id:date:subject :cc:to:from; bh=eWe3pKQnhBxdIVYv/sBkaBin8p5mpctgFDOfWa7WB9g=; b=rZcPgo0yiUA2HkWe9aw2acn5q9PCovg39c3/YQ+g6l8gYI7pAGlotjotwp6HlEIwH1 EtieSeN34flaWd7tKO4E6qmyuIpZlFr1qs16RcA9JDQ2i4L3xK+MIgIac3HR160FJ2AI SVhihTlZxNmbl/jPO4QDBtqNwU1rJlO21kzUctNK7EHOxVAU657TENyt7Fib3W1NQvG7 Qa6xKn7I/xLTKPHh671SaD90/RiT/5ieOydKS8yWybMx75nDSubH8XDomHiLcFWuSixk PjJ3TZL9FqTpIS5Mo0o8XdJkP1sMMwpm0ZHEqDkfx8bYyK4fobi9qNp63MokxyKjXo4V dmLQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id m25si5431113ejb.570.2021.09.23.05.18.20; Thu, 23 Sep 2021 05:18:44 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S240872AbhIWMS2 (ORCPT + 99 others); Thu, 23 Sep 2021 08:18:28 -0400 Received: from alexa-out.qualcomm.com ([129.46.98.28]:37042 "EHLO alexa-out.qualcomm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S240713AbhIWMSY (ORCPT ); Thu, 23 Sep 2021 08:18:24 -0400 Received: from ironmsg09-lv.qualcomm.com ([10.47.202.153]) by alexa-out.qualcomm.com with ESMTP; 23 Sep 2021 05:16:48 -0700 X-QCInternal: smtphost Received: from ironmsg01-blr.qualcomm.com ([10.86.208.130]) by ironmsg09-lv.qualcomm.com with ESMTP/TLS/AES256-SHA; 23 Sep 2021 05:16:45 -0700 X-QCInternal: smtphost Received: from rajpat-linux.qualcomm.com ([10.206.21.0]) by ironmsg01-blr.qualcomm.com with ESMTP; 23 Sep 2021 17:46:27 +0530 Received: by rajpat-linux.qualcomm.com (Postfix, from userid 2344945) id CAC132160B; Thu, 23 Sep 2021 17:46:25 +0530 (IST) From: Rajesh Patil To: Andy Gross , Bjorn Andersson , Rob Herring Cc: linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, rnayak@codeaurora.org, saiprakash.ranjan@codeaurora.org, msavaliy@qti.qualcomm.com, skakit@codeaurora.org, sboyd@kernel.org, mka@chromium.org, dianders@chromium.org, Rajesh Patil Subject: [PATCH V10 3/8] arm64: dts: sc7280: Configure SPI-NOR FLASH for sc7280-idp Date: Thu, 23 Sep 2021 17:46:13 +0530 Message-Id: <1632399378-12229-4-git-send-email-rajpat@codeaurora.org> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1632399378-12229-1-git-send-email-rajpat@codeaurora.org> References: <1632399378-12229-1-git-send-email-rajpat@codeaurora.org> Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add spi-nor flash node and pinctrl configurations for the SC7280 IDP. Signed-off-by: Rajesh Patil Reviewed-by: Matthias Kaehlcke Reviewed-by: Stephen Boyd --- Changes in V10: - No changes Changes in V9: - No changes Changes in V8: - No changes arch/arm64/boot/dts/qcom/sc7280-idp.dtsi | 27 +++++++++++++++++++++++++++ 1 file changed, 27 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/sc7280-idp.dtsi b/arch/arm64/boot/dts/qcom/sc7280-idp.dtsi index 99f9ee5..37b8444 100644 --- a/arch/arm64/boot/dts/qcom/sc7280-idp.dtsi +++ b/arch/arm64/boot/dts/qcom/sc7280-idp.dtsi @@ -211,6 +211,20 @@ vcc-supply = <&vreg_l1c_1p8>; }; +&qspi { + status = "okay"; + pinctrl-names = "default"; + pinctrl-0 = <&qspi_clk>, <&qspi_cs0>, <&qspi_data01>; + + flash@0 { + compatible = "jedec,spi-nor"; + reg = <0>; + spi-max-frequency = <37500000>; + spi-tx-bus-width = <2>; + spi-rx-bus-width = <2>; + }; +}; + &qupv3_id_0 { status = "okay"; }; @@ -288,6 +302,19 @@ /* PINCTRL - additions to nodes defined in sc7280.dtsi */ +&qspi_cs0 { + bias-disable; +}; + +&qspi_clk { + bias-disable; +}; + +&qspi_data01 { + /* High-Z when no transfers; nice to park the lines */ + bias-pull-up; +}; + &qup_uart5_default { tx { pins = "gpio46"; -- QUALCOMM INDIA, on behalf of Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum, hosted by The Linux Foundation