Received: by 2002:a05:6a11:4021:0:0:0:0 with SMTP id ky33csp517419pxb; Thu, 23 Sep 2021 05:21:22 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzrH8Oyxx45key3zOq4gjIFhlTx21CKccyndjLdAifbNrayOtSZZs3CiytYX+SWLbiJ8dmp X-Received: by 2002:a05:6402:27c7:: with SMTP id c7mr5120318ede.351.1632399672101; Thu, 23 Sep 2021 05:21:12 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1632399672; cv=none; d=google.com; s=arc-20160816; b=IZv8wJsirDlI1CeXuQNCNoxs3OSaD3iAi6lUyb5vkVYEZAFhuAZhdh5KZm0KkOppd1 S7SqFYlofbz9NiyRZgsm0XjvCrfgdL50eVckt18DN+5nF2ujSupIyD0uv7jVthUEi5Qe AQwnTYUCnuriFdT5OzCfwnBghl2KWHjoZTuIenXg884cB6V/KFD9r0TGnpjt3OEUcvvS hvXV6gJxO3W6IiJf71MRV38COjugeFl62VZBHIe2jx+aYhPi4xus3Tv0/8rN5y9qIvX/ sl92Tpp5pK6+C8vqzRzVhqr8CfpGG8T6kuMU5X+zMHLIFFeevv9s7rHfl8oAF3F2ZTgP OsYQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:message-id:date:subject:cc:to:from; bh=37+80aWYGkQLQ/jV2CnxZkRgafcMxgiWA55sxD8EkoA=; b=qzG34qyQ6axnj2KWjgxGj+F3eJU2sG49B5jZSZ7Hw6bPAKEhmnHx8gpz27DOfaK32x WXkYSGkSRIp+J9ZFTTQISqgeOg9jhOPNgPWZf0xJi0qbS/+cRUJz7uSVGyEKNkGO9RQL 0HoHvQ2op8140XXwAyAvOC/01rQd/JpIvuH0radMjzrUYFEK3spa+RNIg5I35k/madER b48UVycMb/Y7shHl0sQtyF5u8Gpsiz046DBKWCTvvsKVWbb0TQHV6/TtHebxA1BFvy5Q DFfATFLUuOG6NDhBFcgmeS1kYFKVAq2bN4htLIxMinTrXoheso81JVv+lrLT+0S+q2RT QvQQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id m23si5836340eds.66.2021.09.23.05.20.47; Thu, 23 Sep 2021 05:21:12 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S240965AbhIWMSn (ORCPT + 99 others); Thu, 23 Sep 2021 08:18:43 -0400 Received: from alexa-out.qualcomm.com ([129.46.98.28]:64549 "EHLO alexa-out.qualcomm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S240751AbhIWMSY (ORCPT ); Thu, 23 Sep 2021 08:18:24 -0400 Received: from ironmsg07-lv.qualcomm.com ([10.47.202.151]) by alexa-out.qualcomm.com with ESMTP; 23 Sep 2021 05:16:51 -0700 X-QCInternal: smtphost Received: from ironmsg01-blr.qualcomm.com ([10.86.208.130]) by ironmsg07-lv.qualcomm.com with ESMTP/TLS/AES256-SHA; 23 Sep 2021 05:16:49 -0700 X-QCInternal: smtphost Received: from rajpat-linux.qualcomm.com ([10.206.21.0]) by ironmsg01-blr.qualcomm.com with ESMTP; 23 Sep 2021 17:46:24 +0530 Received: by rajpat-linux.qualcomm.com (Postfix, from userid 2344945) id BBF7D2160A; Thu, 23 Sep 2021 17:46:22 +0530 (IST) From: Rajesh Patil To: Andy Gross , Bjorn Andersson , Rob Herring Cc: linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, rnayak@codeaurora.org, saiprakash.ranjan@codeaurora.org, msavaliy@qti.qualcomm.com, skakit@codeaurora.org, sboyd@kernel.org, mka@chromium.org, dianders@chromium.org, Rajesh Patil Subject: [PATCH V10 0/8] Add QSPI and QUPv3 DT nodes for SC7280 SoC Date: Thu, 23 Sep 2021 17:46:10 +0530 Message-Id: <1632399378-12229-1-git-send-email-rajpat@codeaurora.org> X-Mailer: git-send-email 2.7.4 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Changes in V10: - As per Stephen's comments, Removed <&qup_spiN_cs_gpio> in all spi ports. - Added "&qupv3_id_1" in sc7280-idp.dtsi file because EC and TPM are using "qupv3_id_1" node. Changes in V9: - As per Stephen's comments, 1. Moved back qup_opp_table from /soc@0/geniqup@9c0000 to / 2. changed node names to "qup_spi0_cs_gpio: qup-spi0-cs-gpio" because node names should have dashes instead of underscores. Changes in V8: - As per Matthias comments Added back qup_spiN_cs_gpio nodes in all spi ports - As per Doug comments, Added "qcom,sc7280-qspi" compatible in qspi node Changes in V7: - As per Stephen's comments 1. Moved qup_opp_table under /soc@0/geniqup@9c0000 2. Removed qupv3_id_1 in sc7280-idp board file 3. Sorted alias names for i2c and spi as per alphabet order - As per Matthias comment Configuring cs pin with gpio (qup_spiN_cs_gpio) definitions are removed Changes in V6: - As per Matthias' comments, 1. Squashed "Update QUPv3 UART5 DT node" and "Configure debug uart for sc7280-idp" 2. Moved qup_opp_table from /soc to / 3. Changed convention "clocks" followed by "clock-names" - As per Doug comments, added aliases for i2c and spi Changes in V5: - As per Matthias' comments, I've split the patches as below: 1. Add QSPI node 2. Configure SPI-NOR FLASH for sc7280-idp 3. Add QUPv3 wrapper_0 nodes 4. Update QUPv3 UART5 DT node 5. Configure debug uart for sc7280-idp 6. Configure uart7 to support bluetooth on sc7280-idp 7. Add QUPv3 wrapper_1 nodes Changes in V4: - As per Stephen's comment updated spi-max-frequency to 37.5MHz, moved qspi_opp_table from /soc to / (root). - As per Bjorn's comment, added QUP Wrapper_0 nodes as separate patch and debug-uart node as separate patch. - Dropped interconnect votes for wrapper_0 and wrapper_1 node - Corrected QUP Wrapper_1 SE node's pin control functions like below QUP Wrapper_0: SE0-SE7 uses qup00 - qup07 pin-cntrl functions. QUP Wrapper_1: SE0-SE7 uses qup10 - qup17 pin-cntrl functions. Changes in V3: - Broken the huge V2 patch into 3 smaller patches. 1. QSPI DT nodes 2. QUP wrapper_0 DT nodes 3. QUP wrapper_1 DT nodes Changes in V2: - As per Doug's comments removed pinmux/pinconf subnodes. - As per Doug's comments split of SPI, UART nodes has been done. - Moved QSPI node before aps_smmu as per the order. Rajesh Patil (4): dt-bindings: spi: Add sc7280 support arm64: dts: sc7280: Configure SPI-NOR FLASH for sc7280-idp arm64: dts: sc7280: Configure uart7 to support bluetooth on sc7280-idp arm64: dts: sc7280: Add aliases for I2C and SPI Roja Rani Yarubandi (4): arm64: dts: sc7280: Add QSPI node arm64: dts: sc7280: Add QUPv3 wrapper_0 nodes arm64: dts: sc7280: Update QUPv3 UART5 DT node arm64: dts: sc7280: Add QUPv3 wrapper_1 nodes .../bindings/spi/qcom,spi-qcom-qspi.yaml | 5 +- arch/arm64/boot/dts/qcom/sc7280-idp.dtsi | 129 +- arch/arm64/boot/dts/qcom/sc7280.dtsi | 3196 +++++++++++++++----- 3 files changed, 2514 insertions(+), 816 deletions(-) -- QUALCOMM INDIA, on behalf of Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum, hosted by The Linux Foundation